



Ch 2,3,4 are not used.



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
R&D CHK		TITLE	Size
DATE:	8/16/10	ASIC PSEC2 Flip Chip ADC Module	
TIME:	2:00 pm		
QA CHK		REV	DRW. 2707
		Sheet 3 of 7	