












































































































































































































































 FPGA_Chip	 \$78311 ep3s50.1
---	--
















 VREFB8CN0 / FPGA_Chip	VREFB8CN0 : .	E13 : BI#
 VREFB7CN0 / FPGA_Chip	VREFB7CN0 : .	E10 : BI#
 VREFB6CN0 / FPGA_Chip	VREFB6CN0 : .	K5 : BI#
 VREFB6AN0 / FPGA_Chip	VREFB6AN0 : .	G5 : BI#
 VREFB5CN0 / FPGA_Chip	VREFB5CN0 : .	P5 : BI#
 VREFB5AN0 / FPGA_Chip	VREFB5AN0 : .	T5 : BI#
 VREFB4CN0 / FPGA_Chip	VREFB4CN0 : .	V10 : BI#
 VREFB3CN0 / FPGA_Chip	VREFB3CN0 : .	V12 : BI#
 VREFB2CN0 / FPGA_Chip	VREFB2CN0 : .	N18 : BI#
 VREFB2AN0 / FPGA_Chip	VREFB2AN0 : .	T18 : BI#
 VREFB1CN0 / FPGA_Chip	VREFB1CN0 : .	K18 : BI#
 VREFB1AN0 / FPGA_Chip	VREFB1AN0 : .	G18 : BI#
 VCC_CLKIN8C / FPGA_Chip	VCC_CLKIN8C	F13 : BI#
 VCC_CLKIN7C / FPGA_Chip	VCC_CLKIN7C	E11 : BI#
 VCC_CLKIN4C / FPGA_Chip	VCC_CLKIN4C	U10 : BI#
 VCC_CLKIN3C / FPGA_Chip	VCC_CLKIN3C	T12 : BI#
 VCCPT / FPGA_Chip	VCCPT : IN	...
 VCCPGM / FPGA_Chip	VCCPGM : IN	...
 VCCPD8C / FPGA_Chip	VCCPD8C : IN	H13 : BI#
 VCCPD7C / FPGA_Chip	VCCPD7C : IN	H11 : BI#
 VCCPD6C / FPGA_Chip	VCCPD6C : IN	L8 : BI#
 VCCPD6A / FPGA_Chip	VCCPD6A : IN	H8 : BI#
 VCCPD5C / FPGA_Chip	VCCPD5C : IN	N8 : BI#
 VCCPD5A / FPGA_Chip	VCCPD5A : IN	P8 : BI#
 VCCPD4C / FPGA_Chip	VCCPD4C : IN	P10 : BI#
 VCCPD3C / FPGA_Chip	VCCPD3C : IN	R12 : BI#
 VCCPD2C / FPGA_Chip	VCCPD2C : IN	N15 : BI#
 VCCPD2A / FPGA_Chip	VCCPD2A : IN	R15 : BI#
 VCCPD1C / FPGA_Chip	VCCPD1C : IN	K15 : BI#
 VCCPD1A / FPGA_Chip	VCCPD1A : IN	J15 : BI#
 VCCL / FPGA_Chip	VCCL : IN	...
 VCCIO8C / FPGA_Chip	VCCIO8C : IN	...
 VCCIO7C / FPGA_Chip	VCCIO7C : IN	E8 : BI# C8 : B...
 VCCIO6C / FPGA_Chip	VCCIO6C : IN	G2 : BI# K6 : B...
 VCCIO6A / FPGA_Chip	VCCIO6A : IN	D5 : BI# C8 : B...
 VCCIO5C / FPGA_Chip	VCCIO5C : IN	R1 : BI# N7 : B...
 VCCIO5A / FPGA_Chip	VCCIO5A : IN	R7 : BI# Y5 : B...
 VCCIO4C / FPGA_Chip	VCCIO4C : IN	...
 VCCIO3C / FPGA_Chip	VCCIO3C : IN	...
 VCCIO2C / FPGA_Chip	VCCIO2C : IN	...
 VCCIO2A / FPGA_Chip	VCCIO2A : IN	...
 VCCIO1C / FPGA_Chip	VCCIO1C : IN	...
 VCCIO1A / FPGA_Chip	VCCIO1A : IN	...
 VCCD_PLL_T1 / FPGA_Chip	VCCD_PLL_T1	G12 : BI#
 VCCD_PLL_R2 / FPGA_Chip	VCCD_PLL_R2	L6 : BI#
 VCCD_PLL_L2 / FPGA_Chip	VCCD_PLL_L2	M17 : BI#

 FPGA_Chip	 \$78311 ep3s50.1
 VCCD_PLL_B1 / FPGA_Chip	VCCD_PLL_B1 U12 : BI#
 VCCBAT / FPGA_Chip	VCCBAT : IN D4 : BI#
 VCCA_PLL_T1 / FPGA_Chip	VCCA_PLL_T1 F12 : BI#
 VCCA_PLL_R2 / FPGA_Chip	VCCA_PLL_R2 L5 : BI#
 VCCA_PLL_L2 / FPGA_Chip	VCCA_PLL_L2 M18 : BI#
 VCCA_PLL_B1 / FPGA_Chip	VCCA_PLL_B1 U11 : BI#
 VCC / FPGA_Chip	VCC : IN ...
 USB_WAKEUP / FPGA_Chip	USB_WAKEUP G19 : BI#
 USB_SPARE / FPGA_Chip	USB_SPARE : E22 : BI#
 USB_RDY1 / FPGA_Chip	USB_RDY1 : ... P19 : BI#
 USB_RDY0 / FPGA_Chip	USB_RDY0 : ... R18 : BI#
 USB_PA7 / FPGA_Chip	USB_PA7 : IN G20 : BI#
 USB_PA6 / FPGA_Chip	USB_PA6 : IN K16 : BI#
 USB_PA5 / FPGA_Chip	USB_PA5 : IN F20 : BI#
 USB_PA4 / FPGA_Chip	USB_PA4 : IN J19 : BI#
 USB_PA3 / FPGA_Chip	USB_PA3 : IN F22 : BI#
 USB_PA2 / FPGA_Chip	USB_PA2 : IN D22 : BI#
 USB_PA1 / FPGA_Chip	USB_PA1 : IN H16 : BI#
 USB_PA0 / FPGA_Chip	USB_PA0 : IN G15 : BI#
 USB_IFCLK / FPGA_Chip	USB_IFCLK : ... H19 : BI#
 USB_FD9 / FPGA_Chip	USB_FD9 : IN U8 : BI#
 USB_FD8 / FPGA_Chip	USB_FD8 : IN V7 : BI#
 USB_FD7 / FPGA_Chip	USB_FD7 : IN P6 : BI#
 USB_FD6 / FPGA_Chip	USB_FD6 : IN N6 : BI#
 USB_FD5 / FPGA_Chip	USB_FD5 : IN H2 : BI#
 USB_FD4 / FPGA_Chip	USB_FD4 : IN G1 : BI#
 USB_FD3 / FPGA_Chip	USB_FD3 : IN A4 : BI#
 USB_FD2 / FPGA_Chip	USB_FD2 : IN H1 : BI#
 USB_FD15 / FPGA_Chip	USB_FD15 : ... AB3 : BI#
 USB_FD14 / FPGA_Chip	USB_FD14 : ... T4 : BI#
 USB_FD13 / FPGA_Chip	USB_FD13 : ... U4 : BI#
 USB_FD12 / FPGA_Chip	USB_FD12 : ... U7 : BI#
 USB_FD11 / FPGA_Chip	USB_FD11 : ... AA1 : BI#
 USB_FD10 / FPGA_Chip	USB_FD10 : ... V3 : BI#
 USB_FD1 / FPGA_Chip	USB_FD1 : IN E2 : BI#
 USB_FD0 / FPGA_Chip	USB_FD0 : IN G4 : BI#
 USB_CTL2 / FPGA_Chip	USB_CTL2 : ... G22 : BI#
 USB_CTL1 / FPGA_Chip	USB_CTL1 : ... H20 : BI#
 USB_CTL0 / FPGA_Chip	USB_CTL0 : ... L16 : BI#
 USB_CLKOUT / FPGA_Chip	USB_CLKOUT M19 : BI#
 TEMPDIODEp / FPGA_Chip	TEMPDIODEp : A5 : BI#
 TEMPDIODEn / FPGA_Chip	TEMPDIODEn : A6 : BI#
 Systemout_n / FPGA_Chip	Systemout_n : C5 : BI#
 Systemout / FPGA_Chip	Systemout : ... B5 : BI#
 Systemin1_n / FPGA_Chip	Systemin1_n : R22 : BI#
 Systemin1 / FPGA_Chip	Systemin1 : IN R21 : BI#

FPGA_Chip		 FPGA_Chip		 \$78311 ep3s50.1	
	Systemin0_n / FPGA_Chip	Systemin0_n :	N20 : BI#		
	Systemin0 / FPGA_Chip	Systemin0 : IN	N19 : BI#		
	PORSEL / FPGA_Chip	PORSEL : IN	Y18 : BI#		
	nSTATUS / FPGA_Chip	nSTATUS : IN	W18 : BI#		
	nIO_PULLUP / FPGA_Chip	nIO_PULLUP :	AB4 : BI#		
	nCSO / FPGA_Chip	nCSO : IN	Y6 : BI#		
	nCONFIG / FPGA_Chip	nCONFIG : IN	AB17 : B..		
	nCEO / FPGA_Chip	nCEO : IN	U5 : BI#		
	nCE / FPGA_Chip	nCE : IN	Y17 : BI#		
	MSEL2 / FPGA_Chip	MSEL2 : IN	G7 : BI#		
	MSEL1 / FPGA_Chip	MSEL1 : IN	C6 : BI#		
	MSEL0 / FPGA_Chip	MSEL0 : IN	E7 : BI#		
	led_2 / FPGA_Chip	led_2 : IN	T7 : BI#		
	led_1 / FPGA_Chip	led_1 : IN	E3 : BI#		
	led_0 / FPGA_Chip	led_0 : IN	A2 : BI#		
	GND+ / FPGA_Chip	GND+ : IN	...		
	GND / FPGA_Chip	GND : IN	...		
	ENET_TX_n / FPGA_Chip	ENET_TX_n : ..	M16 : BI#		
	ENET_TX_ER / FPGA_Chip	ENET_TX_ER :	L20 : BI#		
	ENET_TX_EN / FPGA_Chip	ENET_TX_EN :	C12 : BI#		
	ENET_TX_D7 / FPGA_Chip	ENET_TX_D7 :	L19 : BI#		
	ENET_TX_D6 / FPGA_Chip	ENET_TX_D6 :	K21 : BI#		
	ENET_TX_D5 / FPGA_Chip	ENET_TX_D5 :	AB14 : B..		
	ENET_TX_D4 / FPGA_Chip	ENET_TX_D4 :	J22 : BI#		
	ENET_TX_D3 / FPGA_Chip	ENET_TX_D3 :	F15 : BI#		
	ENET_TX_D2 / FPGA_Chip	ENET_TX_D2 :	D12 : BI#		
	ENET_TX_D1 / FPGA_Chip	ENET_TX_D1 :	F14 : BI#		
	ENET_TX_D0 / FPGA_Chip	ENET_TX_D0 :	A12 : BI#		
	ENET_TX_CLK / FPGA_Chip	ENET_TX_CLK	G21 : BI#		
	ENET_TX / FPGA_Chip	ENET_TX : BI	M15 : BI#		
	ENET_RX_n / FPGA_Chip	ENET_RX_n : ..	N22 : BI#		
	ENET_RX_ER / FPGA_Chip	ENET_RX_ER :	R20 : BI#		
	ENET_RX_DV / FPGA_Chip	ENET_RX_DV :	T17 : BI#		
	ENET_RX_D7 / FPGA_Chip	ENET_RX_D7 :	P16 : BI#		
	ENET_RX_D6 / FPGA_Chip	ENET_RX_D6 :	P17 : BI#		
	ENET_RX_D5 / FPGA_Chip	ENET_RX_D5 :	R19 : BI#		
	ENET_RX_D4 / FPGA_Chip	ENET_RX_D4 :	T19 : BI#		
	ENET_RX_D3 / FPGA_Chip	ENET_RX_D3 :	T15 : BI#		
	ENET_RX_D2 / FPGA_Chip	ENET_RX_D2 :	U19 : BI#		
	ENET_RX_D1 / FPGA_Chip	ENET_RX_D1 :	U16 : BI#		
	ENET_RX_D0 / FPGA_Chip	ENET_RX_D0 :	U15 : BI#		
	ENET_RX_CRN / FPGA_Chip	ENET_RX_CRN	R13 : BI#		
	ENET_RX_COL / FPGA_Chip	ENET_RX_COL	W12 : BI#		
	ENET_RX_CLK / FPGA_Chip	ENET_RX_CLK	W14 : BI#		
	ENET_RX / FPGA_Chip	ENET_RX : BI	N21 : BI#		
	ENET_RESEtn / FPGA_Chip	ENET_RESEtn	V13 : BI#		

FPGA_Chip		\$78311 ep3s50.1	
	ENET_MDIO / FPGA_Chip	ENET_MDIO : ..	U13 : BI#
	ENET_MDC / FPGA_Chip	ENET_MDC : ...	Y12 : BI#
	ENET_LED_LINK1000 / FPGA_Chip	ENET_LED_LINK	W13 : BI#
	ENET_led_disp_err / FPGA_Chip	ENET_led_disp	AA15 : B..
	ENET_led_char_err / FPGA_Chip	ENET_led_char	N17 : BI#
	ENET_led_an / FPGA_Chip	ENET_led_an :	P20 : BI#
	ENET_INTrn / FPGA_Chip	ENET_INTrn : ...	U14 : BI#
	ENET_GTX_CLK / FPGA_Chip	ENET_GTX_CLK	T13 : BI#
	ENET_CLK_n / FPGA_Chip	ENET_CLK_n :	M22 : BI#
	ENET_CLK / FPGA_Chip	ENET_CLK : ...	M21 : BI#
	ENETled_link / FPGA_Chip	ENETled_link :	N16 : BI#
	DNU / FPGA_Chip	DNU : BI	L12 : BI#
	debug9 / FPGA_Chip	debug9 : BI	K4 : BI#
	debug8 / FPGA_Chip	debug8 : BI	H3 : BI#
	debug7 / FPGA_Chip	debug7 : BI	M6 : BI#
	debug6 / FPGA_Chip	debug6 : BI	N2 : BI#
	debug5 / FPGA_Chip	debug5 : BI	M7 : BI#
	debug4 / FPGA_Chip	debug4 : BI	F21 : BI#
	debug3 / FPGA_Chip	debug3 : BI	V6 : BI#
	debug2 / FPGA_Chip	debug2 : BI	AB1 : BI#
	debug19 / FPGA_Chip	debug19 : BI	J1 : BI#
	debug18 / FPGA_Chip	debug18 : BI	N4 : BI#
	debug17 / FPGA_Chip	debug17 : BI	N5 : BI#
	debug16 / FPGA_Chip	debug16 : BI	P4 : BI#
	debug15 / FPGA_Chip	debug15 : BI	P3 : BI#
	debug14 / FPGA_Chip	debug14 : BI	V4 : BI#
	debug13 / FPGA_Chip	debug13 : BI	R6 : BI#
	debug12 / FPGA_Chip	debug12 : BI	P7 : BI#
	debug11 / FPGA_Chip	debug11 : BI	T8 : BI#
	debug10 / FPGA_Chip	debug10 : BI	N3 : BI#
	DCrefclock_n / FPGA_Chip	DCrefclock_n :	K1 : BI#
	DCrefclock / FPGA_Chip	DCrefclock : ...	K2 : BI#
	DCLK / FPGA_Chip	DCLK : BI	Y4 : BI#
	DC3out2_n / FPGA_Chip	DC3out2_n : ...	K7 : BI#
	DC3out2 / FPGA_Chip	DC3out2 : BI	K8 : BI#
	DC3out1_n / FPGA_Chip	DC3out1_n : ...	L3 : BI#
	DC3out1 / FPGA_Chip	DC3out1 : BI	L4 : BI#
	DC3out0_n / FPGA_Chip	DC3out0_n : ...	M3 : BI#
	DC3out0 / FPGA_Chip	DC3out0 : BI	M4 : BI#
	DC3in3_n / FPGA_Chip	DC3in3_n : BI	W1 : BI#
	DC3in3 / FPGA_Chip	DC3in3 : BI	V1 : BI#
	DC3in2_n / FPGA_Chip	DC3in2_n : BI	T1 : BI#
	DC3in2 / FPGA_Chip	DC3in2 : BI	T2 : BI#
	DC3in1_n / FPGA_Chip	DC3in1_n : BI	W2 : BI#
	DC3in1 / FPGA_Chip	DC3in1 : BI	W3 : BI#
	DC3in0_n / FPGA_Chip	DC3in0_n : BI	U3 : BI#

 FPGA_Chip	 \$78311 ep3s50.1
 DC3in0 / FPGA_Chip	T3 : BI#
 DC2out2_n / FPGA_Chip	H4 : BI#
 DC2out2 / FPGA_Chip	H5 : BI#
 DC2out1_n / FPGA_Chip	J3 : BI#
 DC2out1 / FPGA_Chip	J4 : BI#
 DC2out0_n / FPGA_Chip	J7 : BI#
 DC2out0 / FPGA_Chip	H7 : BI#
 DC2in3_n / FPGA_Chip	W22 : BI#
 DC2in3 / FPGA_Chip	Y22 : BI#
 DC2in2_n / FPGA_Chip	AB19 : B..
 DC2in2 / FPGA_Chip	AB18 : B..
 DC2in1_n / FPGA_Chip	T21 : BI#
 DC2in1 / FPGA_Chip	T20 : BI#
 DC2in0_n / FPGA_Chip	AA22 : B..
 DC2in0 / FPGA_Chip	AA21 : B..
 DC1out2_n / FPGA_Chip	G6 : BI#
 DC1out2 / FPGA_Chip	F7 : BI#
 DC1out1_n / FPGA_Chip	G8 : BI#
 DC1out1 / FPGA_Chip	F8 : BI#
 DC1out0_n / FPGA_Chip	J6 : BI#
 DC1out0 / FPGA_Chip	H6 : BI#
 DC1in3_n / FPGA_Chip	V22 : BI#
 DC1in3 / FPGA_Chip	V21 : BI#
 DC1in2_n / FPGA_Chip	AB21 : B..
 DC1in2 / FPGA_Chip	AB20 : B..
 DC1in1_n / FPGA_Chip	T22 : BI#
 DC1in1 / FPGA_Chip	U22 : BI#
 DC1in0_n / FPGA_Chip	W21 : BI#
 DC1in0 / FPGA_Chip	W20 : BI#
 DC0out2_n / FPGA_Chip	C4 : BI#
 DC0out2 / FPGA_Chip	B4 : BI#
 DC0out1_n / FPGA_Chip	E4 : BI#
 DC0out1 / FPGA_Chip	E5 : BI#
 DC0out0_n / FPGA_Chip	F3 : BI#
 DC0out0 / FPGA_Chip	F4 : BI#
 DC0in3_n / FPGA_Chip	R3 : BI#
 DC0in3 / FPGA_Chip	R4 : BI#
 DC0in2_n / FPGA_Chip	P1 : BI#
 DC0in2 / FPGA_Chip	P2 : BI#
 DC0in1_n / FPGA_Chip	Y1 : BI#
 DC0in1 / FPGA_Chip	Y2 : BI#
 DC0in0_n / FPGA_Chip	U1 : BI#
 DC0in0 / FPGA_Chip	U2 : BI#
 CONF_DONE / FPGA_Chip	V18 : BI#
 CLOCKIN_n / FPGA_Chip	AB13 : B..
 CLOCKIN / FPGA_Chip	AA13 : B..

FPGA_Chip		 \$78311 ep3s50.1	
	ASDO / FPGA_Chip	ASDO : BI	Y3 : BI#
	altera_reserved_tms / FPGA_Chip	altera_reserved_tms	D17 : BI#
	altera_reserved_tdo / FPGA_Chip	altera_reserved_tdo	A18 : BI#
	altera_reserved_tdi / FPGA_Chip	altera_reserved_tdi	E17 : BI#
	altera_reserved_tck / FPGA_Chip	altera_reserved_tck	D18 : BI#
	altera_reserved_nrst / FPGA_Chip	altera_reserved_nrst	F18 : BI#
	ALTERA_DATA7 / FPGA_Chip	ALTERA_DATA7	J20 : BI#
	ALTERA_DATA6 / FPGA_Chip	ALTERA_DATA6	J21 : BI#
	ALTERA_DATA5 / FPGA_Chip	ALTERA_DATA5	J16 : BI#
	ALTERA_DATA4 / FPGA_Chip	ALTERA_DATA4	H17 : BI#
	ALTERA_DATA3T / FPGA_Chip	ALTERA_DATA3T	K19 : BI#
	ALTERA_DATA2 / FPGA_Chip	ALTERA_DATA2	K20 : BI#
	ALTERA_DATA1 / FPGA_Chip	ALTERA_DATA1	J17 : BI#
	ALTERA_DATA0 / FPGA_Chip	ALTERA_DATA0	J18 : BI#