

H

H

G

G

F

F

E

E

D

D

C

C

B

B

A

A

ALTEA_DATA0
 GND
 led_0
 USB_FD3
 TEMPDIODEBp
 TEMPDIODEBn
 USB_FD11
 USB_FD15
 nIO_PULLUP
 nCONFIG
 Systemout
 VCCIO8
 VCCIO6A
 Systemout_n
 MSEL
 VCCIO7
 VCCIO1A
 VCCBAT
 USB_PA2
 USB_FD1
 led_1
 MSEL
 VREFB7CN0
 VCC_CLKIN7C
 VREFB8CN0
 USB_SPARE
 VCCPT
 VCCA_PLL_T1
 VCC_CLKIN8C
 USB_PA5
 USB_PA3
 USB_FD4
 VCCIO6C
 USB_FD0
 VREFB6AN0
 MSEL2
 VCCD_PLL_T1
 USB_PA0
 VREFB1AN0
 USB_WAKEUP
 USB_PA7
 USB_CTL2
 USB_FD2
 USB_FD5
 VCCPD6A
 VCCPD7C
 VCCPD8C
 USB_PA1
 USB_IFCLK
 USB_CTL1
 VCCIO1C
 VCC
 VCC1
 VCCPD1A
 USB_PA4
 VREFB6CN0
 VCCPD1C
 USB_PA6
 VREFB1CN0
 GND+
 VCCA_PLL_R2
 VCCD_PLL_R2
 VCCPD6C
 USB_CTL0
 VCCD_PLL_L2
 VCCA_PLL_L2
 USB_CLKOUT
 USB_FD6
 VCCIO5C
 VCCPD5C
 VCCPD2C
 VREFB2CN0
 Systemin0
 Systemin0_n
 VREFB5CN0
 USB_FD7
 VCCPD5A
 VCCPD4C
 USB_RDY1
 VCCIO2C
 VCCIO5A
 VCCPD3C
 VCCPD2A
 VCCIO2A
 USB_RDY0
 Systemin1
 Systemin1_n
 USB_FD14
 VREFB5AN0
 VCCPGM
 led_2
 VCC_CLKIN3C
 VCCIO3C
 VREFB2AN0
 USB_FD13
 nCEO
 USB_FD12
 USB_FD9
 VCC_CLKIN4C
 VCCA_PLL_B1
 VCCD_PLL_B1
 USB_FD10
 USB_FD8
 VREFB4CN0
 VREFB3CN0
 VCCIO4C
 nSTATUS
 nCS0
 nCE
 PORSEL

ENET_TX_D0
 altera_reserved_tdc
 CLOCKIN
 ENET_led_disp_err
 DC2in0
 DC2in0_n
 debug2
 ENET_TX_D5
 DC2in2
 DC2in2_n
 DC1in2
 DC1in2_n
 DC0out2
 DC0out2_n
 ENET_TX_EM
 ENET_TX_D2
 altera_reserved_tmc
 altera_reserved_tck
 DC0out1_n
 DC0out1
 altera_reserved_tdi
 DC0out0_n
 DC0out0
 DC1out2
 DC1out2_n
 ENET_TX_D1
 ENET_TX_D3
 altera_reserved_nrst
 debug4
 DC1out2_n
 DC1out1_n
 ENET_TX_CLK
 debug6
 DC2out2_n
 DC2out2
 DC1out0
 DC2out0
 ALTERA_DATA4
 debug19
 DC2out1_n
 DC2out1
 DC1out1
 DC1out0_n
 DC2out0_n
 DC2out0
 ALTERA_DATA5
 ALTERA_DATA1
 ALTERA_DATA1
 ALTERA_DATA7
 ALTERA_DATA7
 ALTERA_DATA6
 ENET_TX_D4
 DCrefclock_n
 DCrefclock
 debug9
 DC3out2_n
 DC3out2
 ALTERA_DATA3T
 ALTERA_DATA3T
 ALTERA_DATA2
 ENET_TX_D6
 ENET_TX_D6
 DC3out1_n
 DC3out1
 DNU
 ENET_TX_D7
 ENET_TX_ER
 ENET_TX_ER
 DC3out0_n
 DC3out0
 debug7
 debug5
 ENET_TX
 ENET_TX_n
 ENET_CLK
 ENET_CLK_n
 ENET_CLK_n
 debug6
 debug10
 debug18
 debug17
 ENETled_link
 ENETled_link
 ENET_led_char_err
 ENET_led_char_err
 ENET_RX
 ENET_RX_n
 ENET_RX_n
 DC0in2_n
 DC0in2
 debug15
 debug16
 debug12
 ENET_RX_D7
 ENET_RX_D6
 ENET_led_an
 ENET_led_an
 DC0in3_n
 DC0in3
 debug13
 ENET_RX_CRS
 ENET_RX_CRS
 ENET_RX_D5
 ENET_RX_ER
 ENET_RX_ER
 DC3in2_n
 DC3in2
 DC3in0
 debug11
 ENET GTX_CLK
 ENET GTX_CLK
 ENET_RX_D3
 ENET_RX_D3
 ENET_RX_DV
 ENET_RX_D4
 DC2in1
 DC2in1_n
 DC1in1_n
 DC1in1
 DC0in0_n
 DC0in0
 DC3in0_n
 DC3in0
 ENET_MDIO
 ENET_MDIO
 ENET_INTn
 ENET_INTn
 ENET_RX_D0
 ENET_RX_D0
 ENET_RX_D1
 ENET_RX_D1
 ENET_RX_D2
 ENET_RX_D2
 DC1in1
 DC1in1
 DC3in3
 DC3in3
 debug14
 debug3
 ENET_RESETn
 ENET_RESETn
 CONF_DONE
 CONF_DONE
 DC1in3
 DC1in3_n
 DC3in3_n
 DC3in1_n
 DC3in1
 ENET_RX_COL
 ENET_RX_COL
 ENET_LED_LINK1000
 ENET_LED_LINK1000
 ENET_RX_CLK
 ENET_RX_CLK
 DC1in0
 DC1in0_n
 DC2in3_n
 DC2in3
 DC0in1_n
 DC0in1
 ASDO
 ASDO
 ENET_MDC
 ENET_MDC
 DC2in3
 DC2in3

The University of Chicago
 Electronics Design Group

block_fpga

2766 Rev. A

4/7-2

30-12-2011 11:06