


## B2597 BOARD SIZE (315mmx74mm)



BOARD's DRILL SCHEDULE (Inch)

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.01	876	YES	---
⊞	.016	355	YES	---
⊘	.02	50	YES	---
⊞	.035	320	YES	---
⊙	.041	38	YES	---
⊞	.055	4	YES	---
⊙	.1063	13	YES	---

## BOARD SPECIFICATIONS

- Board Layers: 12
- Layer Stack Order:
  - Layer1 (Artwork\_1): Top component layer (Signal\_1), 0.5oz
  - Layer2 (Artwork\_2): Power\_1 (VCC), 1oz
  - Layer3 (Artwork\_3): Power\_2 (GROUND), 0.5oz
  - Layer4 (Artwork\_4): Inner: Signal\_3 0.5oz
  - Layer5 (Artwork\_5): Inner Signal\_4, 0.5oz
  - Layer6 (Artwork\_6): Power\_2 (GROUND), 0.5oz
  - Layer7 (Artwork\_7): Power\_2 (GROUND), 0.5oz
  - Layer8 (Artwork\_8): Inner Signal\_5, 0.5oz
  - Layer9 (Artwork\_9): Inner Signal\_6, 0.5oz
  - Layer10 (Artwork\_10): Power\_2 (GROUND), 0.5oz
  - Layer11 (Artwork\_11): Power\_3 (VINIT), 1oz
  - Layer12 (Artwork\_12): Bottom component layer (signal\_2), 0.5oz
- Apply silkscreen on both side:
  - Artwork\_13: Top silkscreen.
  - Artwork\_14: Bottom silkscreen
- Apply solder mask over bare copper on both side:
  - Artwork\_15: Top solder mask
  - Artwork\_16: Bottom solde mask
- Material: FR406 (Tc>150c)
- Board thickness: 0.072'' +/- 0.010.
- Trace impedance for all the signal layers: 50 ohms +/- 10%.
- Copper thickness 1oz before plating for all the power planes.
- Copper thickness 0.5oz before plating for all the signal layers.
- Ni/Au plating (3 to 8 micro-inches soft gold) over bare copper
- All layers minimum trace width/clearence 0.005"/0.005"
- All dimensions are in inches unless otherwise noted.

Contact person:

Fukun Tang/Electronics Engineer  
 Electronics Development Group  
 University of Chicago  
 Tel: (773)-702-7801, Fax: (773)-702-2971

SCHM# B2596

SPEC# B2597

ASSM# B2598

UNIVERSITY OF CHICAGO  
 ELECTRONICS DEVELOPMENT GROUP

TITLE  
 B2579 Specification

SHEET 1 OF 1  
 DATE 11/30/2006  
 DRAWN TANG

B-2597  
 REV 1.0