

Storage cell – Psec timing project

- Herve Grabas -

Cell principle

We use a source follower structure.

The polarization tension V_{pol} gives the drop of tension between V_{in} and V_{out} .


An additional capacitance is added at the entrance of the Nfet for noise limitation (kT/C).

Characteristics :

Nfet : 300nm x 6.5 μ m

Capacitance : 20 fF

$V_{pol} = 400$ mV




$$V_{out} = V_{in} - V_T - (V_{pol} - V_T) \sqrt{\frac{W}{L} \frac{L_{pol}}{W_{pol}}}$$

Input switch

Sampling cap

Read switch


Mux trigger/sampling



Results : DC Charac

Big drop of tension
due to the source
follower: 500mV
The output dynamic
is consequently
reduced

Output dynamic:
700mV



Results: Bandwidth

Cutoff frequency: 4GHz


(prelayout)

$R_{on} = 1.2k\Omega$

$C_{in} = 15fF + 17fF$


This is only for one cell.
Have to be checked for 125 cells.

If bandwidth issue R_{on} can be reduced a bit more. But then beware of leakage current at the input.



Layout dimensions

Previous layout: dimension should remain the same



Bandwidth

▣ Input bandwidth and signal:

Actually we put the input signal on 64 cells witch means :

- $f_{-3dB} = 1/2 \cdot \pi \cdot Z \cdot C_{tot}$
 - $Z = 50 \text{ Ohms}$
 - $C_{tot} = 125 \cdot C_d \text{ (off)} + 64 \cdot C_{sto}$
 - $C_d = 500 \text{ aF} \ \& \ C_{sto} = 40 \text{ fF}$
- C_d appears to be small enough

Input lines

- ▣ Layout of the input lines
 - To reduced reflexion we want a 50 Ohms impedance for the line.
 - 50 Ohm matching is possible using 2 layers of metal with a given width.

Leakage current

- ▣ Leakage current
 - Target: $4\mu\text{s}$ window for digitization.
 - Due to the process used the leakage current at the input is relatively high.
 - Using a R_d switched allow us to have an output stable even with a leaking input.