Design Review

PSEC3 8-2-2010


ADC

digital structurespecifications


test points

Eric Oberla

ADC




ADC - latch




Standard NOR latch with Enable input follows fast d flip flop.

EN = 1 : latch is transparent EN = 0 : latch stores last value



simulation



Transient Response


1GHz with comparator output = 200ns DAT = 0b000011001011 ==203 counts (comparator rise+fall time)


ring oscillator

~200MHz-2GHz clock generated on chip with ring oscillator

I per channel + fan-out

 keep same structure as on PSEC2 - five stage inverter chain w/ positive feedback (analog controls on 2 stages)






improvements

 'frequency select' option: duty cycle of RO departs from 50% @ f<1GHz, so to run slower, send 2GHz through divide-by-4 stage. Gives clean clock up to 500 MHz.

 'RO_enable' option: RO is free-running, but RO_en allows the fan-out drivers to be turned on/off (reducing noise).

Clock fan-out

 fully simulated post-layout. Successfully distributes RO clock to 256 cells up to about 1.8 GHz.



noise considerations

ADC can be completely turned off during sampling (except for ring oscillator)


Complete structure surrounded by a 50 micron width of BFMOAT that gives
~130 Ohms of substrate resistance between other parts of chip.

• 'Large' decoupling cap (3.5 pF) near ring oscillator

• Upon extraction, 75 pF of parasitic capacitance between vdd and gnd

Separate power rails for ADC and analog structures

layout





Fan-out drivers **Ring oscillator** 1511.00.000 next 🔲 next kon i se i se kon i se kon i se i se kon i se CENCE! CENCE! P= i 1221 1221 1221 1221 T-5 **.** . . LHH a Land 226

Data bus tri-state drivers (enabled by channel_select)

Test points

Will have 'Test-ADC' on chip as test structure

- Include comparator Ring oscillator ADC cell
- Test outputs: COMPout_test, RO_monitor, ADCdat_test
 - Test data will use serial readout (only one output pad needed)

