



← **16-Ch Parallel LVDS**





← **3-Ch Serial LVDS**



8-Ch Parallel LVDS →




16-Ch A/D
14-Bit, 125MHz →



Engineer: M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637		
Drawn by: M. Bogdan			
DATE: 3/22/07	Top Level 14BIT-ADC Board		
REV. A	DRW. B-2605	Sheet 1 of 12	

LVDS parallel output

DigOut (31:0)




A

A

LVDS serial output
Insert transceiver here:

DigOutSer (7:0)




B

B



C

C




D

D



Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK			
DATE:	3/15/05	TITLE	Size C
TIME:	1:30 pm	Front Panel - digital output JPARC-K 14BIT-ADC Board	
QA CHK		REV A	DRW. B-2605 Sheet 2 of 12



Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK			
DATE:	3/15/07	TITLE	Size C
TIME:	1:30 pm	Front Panel - digital input JPARC-K 14BIT-ADC Board	
QA CHK		REV A	DRW. B-2605 Sheet 3 of 12

1

2

3

4

A

A

B


B

C

C

D

D



FP1(47:0)


Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size C
DATE:	2/27/05	Front Panel -analog input JPARC-K 14BIT-ADC Board	
TIME:	1:30 pm		
QA CHK		REV A	DRW. B-2605 Sheet 4 of 12

1

2


3

4



FP1(47:0)

Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size C
DATE:	1/12/07	ADC Channels 0 - 15 JPARC-K 14BIT-ADC Board	
TIME:	2:00 pm		
QA CHK		REV A	Sheet 5 of 12
		DRW. B-2605	



Notes:

In = 0V -> E1=0V -> E2=+1V -> 11 1111 1111 1111

In = -0.5V -> E1=-1V -> E2=-1V -> 00 0000 0000 0000

There are 16 channels on one board.





AD9254 receives LVDS clock from the FPGA.

AD9254 sends 14-BIT data bus and clock to FPGA.

All 0.1uF caps are Panasonic ECJ-1VB1C104K - 0603.

All 33 Ohm resistors are 0402; All other resistors are 0603.

Engineer	M. Bogdan	TITLE	Size
Drawn by	M. Bogdan		
R&D CHK		ADC Channel j	C
DATE:	4/12/07		
TIME:	11:00 am		
QA CHK			
REV	A	DRW. B-2605	Sheet 6_j of 12




Engineer: M. Bogdan
 Drawn by: M. Bogdan
 DATE: 3/20/05
 TIME: 2:00 pm
 DA CHK:

The University of Chicago
 5640 S. Ellis Ave.
 Chicago, IL 60637


TITLE
FPGA
JPARC-K 14BIT-ADC Board

Size: 7 of 12
 DRW. B-2605


Sheet 9



Sheet 10









Sheet 11



Engineer	M. Bogdan	The University of Chicago		
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637		
R&D CHK		TITLE	Size C	
DATE:	3/1/05	VME Interface 14-BIT ADC Board		
TIME:	2:00 pm			
QA CHK				
REV	A	DRW.	B-2605	Sheet 8 of 12

P1

VME_P1(159:0)



BGIN(3:0)
 BGOOUT(3:0)
 BR(3:0)
 VME_Control s(17:0)

GA*(4:0)


+3.3V in

IRQ(7:1)
 AM(5:0)
 Address(23:1)
 Data(15:0)


Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
R&D CHK		TITLE	Size C
DATE:	3/1/05	VME-P1 14-BIT ADC Board	
TIME:	2:00 pm		
QA CHK		REV A	DRW. B-2605 Sheet 9 of 12

P0

VME_P0(94:0)




TBUS_OUT[3:0]



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
R&D CHK		TITLE	Size B
DATE:	3/1/05	VME P0 14-BIT ADC Board	
TIME:	2:00 pm		
QA CHK		REV A	DRW. B-2605
		Sheet 10 of 12	


P2



Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size B
DATE:	3/1/05	VME-P2 14-BIT ADC Board	
TIME:	2:00 pm		
QA CHK		REV A	DRW. B-2605 Sheet 11 of 12


A

A





B

B




C

C
















D

D



Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size B
DATE:	3/7/05	Power 14BIT-ADC Board	
TIME:	2:00 pm		
QA CHK		REV A	DRW. B-2605 Sheet 12 of 12



Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size B
DATE:	4/16/05	Optical Link Block 14-BIT ADC Board	
TIME:	2:00 pm		
QA CHK		REV A	DRW. B-2605 Sheet 0 of 12