


BOARD'S DRILL SCHEDULE

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
○	.014	4510	YES	---	
⊞	.015748031	144	YES	---	
⊙	.018	6	YES	---	
⊞	.035	10	YES	---	
⊙	.037	18	YES	---	
⊞	.041	596	YES	---	
⊕	.042	20	YES	---	
□	.057	20	YES	---	
	.062	4	YES	---	
	.062992126	2	YES	---	
	.106	6	NO	---	
	.125	4	YES	---	
	.12795276	2	YES	---	
	.15	5	NO	---	



Board Characteristics

- All dimensions are given in inches unless specified otherwise.
- Material FR4 with $T_g > 170C$, E.g. FR406
- Minimum trace width: 0.006" and clearance: 0.005" on Signal 1,6 (Top and Bottom);
- Minimum trace width and clearance: 0.005" on Signal 2,3,4,5,7,8,9,10 (all stripline);
- 1 oz copper for all power layers and for Signal 1,2 (Top and Bottom)
1/2 oz copper for Stripline trace layers (Signal 2,3,4,5,7,8,9,10).
- Immersion Gold over copper, with min. Ni: 2.5-5 um; Au: 0.05-0.2 um.
Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.063" +/- 0.008
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified
- $Z_0 = 55 \text{ Ohm} \pm 5 \text{ Ohm}$ for 0.005" stripline and 0.006" microstrip traces on all layers.
Perform TDR test for all signal layers.
Present TDR test results for all signal layers.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES .XX .XX .XX DO NOT SCALE DRAWING	CONTRACT NO.		UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
	APPROVALS	DATE	TITLE	
TREATMENT	DRAWN M. Bogdan	10/30/08	14-BIT ADC Board Specification Drawing	
FINISH	CHECKED M. Bogdan	10/30/08	SIZE B	FSCN NO.
SIMILAR TO	ISSUED		DWG. NO. 2606	REV B
ACT. MT	CALC. MT		SCALE 1/2	SHEET