

Digital Input
DigIn(15:0)
LVDS Repeater
1 x FIN1104
Sheet 3

3 Ch LVDS →

← 1 Ch LVDS

Analog Input
FP1(23:0)
16-Ch Analog
Sheet 4

16ADCs
FP1(47:0) 16ADCs_10(319:0)
16-Ch A/D Converter
16 x AD9254
Sheet 5

16-Ch →

Analog Input
FP1(23:0)
Sheet 4

Power
+5V +12Vin +3.3Vin +2.5V +5V analog -5V analog GND
power_line power_line power_line power_line power_line
Sheet 12

FPGA
DigIn(15:0)
EP2S60F1020
Sheet 7

Sheet 8
VME_etc(30:0)
VME_Addr(31:2)
VME_OE
VME_DIR_TRANS
Local_VME_Data(31:0)
TBUSIN(3:0)
TBUSOUT(3:0)
DigOut(31:0)
Reconfig(1:0)
VME_Interface

P0[94:0]
P1[159:0]
P2[159:0]

Interface
GLINK_AUX(9:0)
TXD(15:0)
RXD(15:0)
XCLK
RX_CLK
Sheet 0

Interface
GLINK_AUX(9:0)
TXD(15:0)
RXD(15:0)
XCLK
RX_CLK
Sheet 0

| | |
|-----------|-----------|
| Engineer: | M. Bogdan |
| Drawn by: | M. Bogdan |
| DATE: | 9/6/09 |

| | | |
|--|---------------|---------------|
| The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637 | | |
| Top Level 14BIT-ADC Board | | |
| REV. D | DRW. B-2605/D | Sheet 1 of 12 |