
ſ		1	2	3
	A			
-	В	Shifet un \mathbb{R}^{R4} \mathbb{Z} \mathbb{V}^{VC} \mathbb{R}^{R5} \mathbb{R}^{100} \mathbb	$\begin{array}{c} C12\\ 0.1\\ 0.1\\ 0.1\\ 0.1\\ 0.1\\ 0.1\\ 0.1\\ 0.1$	
	С	<i>v</i> -0.3 <i>v</i> <i>v</i> -0.3 <i>v</i> <i>v</i> -0.3 <i>v</i> <i>v</i> -0.3 <i>v</i> <i>v</i> -5 <i>v</i> An <i>svm</i> -5 <i>v</i> An <i>svm</i> -5 <i>v</i> An <i>svm</i> -5 <i>v</i> An <i>svm</i> -5 <i>v</i> An	and ³ and ⁴ $\xrightarrow{+5VAn}$	(C7P-1). -1Vcc -1Vcc -1Vcc -1Vcc -1Vcc -1Vcc -5VAn -5VAn -5VAn -5VAn -5VAn -5VAn -5VAn
-		Notes: This schematic is for testing the Preamp/Shaper/ADC_Driver circuit for the 14-Bit, 125MH2 The actual schematic will have the +1V level generated from the ADC chip reference output This circuit is designed to receive only negative pulses, the gain is adjustable by changin The values: L1,C2,L3,C4,L5,C6,L7 in the 7-pole filter determine the FWHH for the output put Testing instructions:	$\begin{array}{c} \textbf{z} \textbf{ ADC Board.} \\ \textbf{ut.} \\ \textbf{ng R3 and R22.} \\ \textbf{ulse.} \\ \end{array} \qquad \qquad$	+5V2 ond6 ↓ U1 U1 U1 U1 ↓ U1 ↓ U1 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
		In this configuration the board accepts only negative input pulses between 0V and -300m	V	

In this configuration the board accepts only negative input pulses between 0V and -300mV. To test with larger input pulses, decrease the gain by changing R3 and R22. For output testing use Tp2.

1

The signal amplitude on Tp2 depends on the height and width of the input pulse. The signal amplitude on Tp2 should not exceed -1V.

D



Engineer	M.Bogdan	Th	
Drawn by	M.Bogdan	564	
R&D CHK		TITLE	
DATE:	5/30/07	P	
TIME :	11:00 am	7	
QA CH		REV DI	
3			

2

