



Engineer: M. Bogdan

Drawn by: M. Bogdan

DATE: 10/16/2014

The University of Chicago

Decoupling FPGA 2
500MHz 8Ch ADC Module

REV. A

DRW. 2835

Sheet 7_2