The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design ex_pll.vhd. The design ex_pll.vhd has Stratix II AUTO pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 8000 ps.