

4 3 1

D

D

C



C

B

B

A

A



BOARD'S DRILL SCHEDULE

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
○	.014	1109	YES	---	
⊞	.02	1894	YES	---	
⊙	.035	26	YES	---	
⊞	.037	18	YES	---	
⊙	.041	470	YES	---	
⊞	.052	20	YES	---	
⊕	.057	20	YES	---	
□	.062	10	YES	---	
	.106	6	NO	---	
	.12795276	6	YES	---	
	.15	5	NO	---	

Board Characteristics - 14 LAYER BOARD

- All dimensions are given in inches unless specified otherwise.
- Material FR4 with $T_g > 170C$, E.g. FR406
- Minimum trace width: 0.006" and clearance: 0.005" on Signal 1,6 (Top and Bottom);
Minimum trace width and clearance: 0.005" on Signal 2,3,4,5,7,8,9,10 (all stripline);
- 1 oz copper for all power layers and for Signal 1,2 (Top and Bottom)
1/2 oz copper for Stripline trace layers (Signal 2,3,4,5,7,10).
- Immersion Gold over copper, with min. Ni: 2.5-5 um; Au: 0.05-0.2 um.
Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.063" +/- 0.008
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified.
Space between Layers 3 and 4, and between Layers 11 and 12, shall be no less than 12mils.
- Zc=55 Ohm +/- 5 Ohm for 0.005" stripline and 0.006" microstrip traces on all layers.
Perform TDR test for all signal layers.
Present TDR test results for all signal layers.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES XX XXX DO NOT SCALE DRAWING	CONTRACT NO.		UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP				
	APPROVALS	DATE					
	TREATMENT	DRAWN M. Bogdan	10/10/10	TITLE 500MHz ADC Board Specification Drawing			
	FINISH	CHECKED M. Bogdan	10/10/10				
SIMILAR TO	ACT. WT	CALC. WT	ISSUED	SIZE B	FSCN NO.	DWG. NO. 2665	REV. B
			SCALE 1/2	SHEET			