


JTAG Connector



Engineer: M. Bogdan	The University of Chicago
Drawn by: M. Bogdan	5640 S. Ellis Ave.
	Chicago, IL 60637
DATE: 10/22/10	TITLE: FPGA
TIME: 2:00 pm	500MHz ADC Module
DRW: 2664	Sheet 7 of 12