


Comp. Side

Layer Order


0.093 +/- 0.008



1. Signal 1
2. Power
3. Signal 2
4. Signal 3
5. Power
6. Signal 4
7. Power
8. Signal 5
9. Signal 6
10. Power
11. Signal 7
12. Power
13. Signal 8
14. Signal 9
15. Power
16. Signal 10

Board Characteristics

0. All dimensions are given in inches unless specified otherwise.
1. Material FR4 Tg>170C.
2. Minimum trace width 0.005" on all layers.
3. Minimum clearance 0.005" on all layers.
4. 1 oz copper for all traces on top and bottom; 1/2oz on striplines..
5. Ni/Au (chem plated) over bare copper.  
Apply Solder Mask over bare copper.
6. Board Thickness: 0.093 +/- 0.008
7. Mill the Top and Bottom of board on the solder side to a thickness of 0.062" +/- 0.008.
8. Silkscreen on Component and Solder Sides.
9. 45 degree chamfer.
10. FHS tolerances: +/- 0.002 unless specified otherwise.
11. Interlayer spacing as specified
13. Impedance : 55 Ohm +/- 5 Ohm for 0.006" traces on all layers.
14. Perform TDR test for preproduction and production first item



Top\_to\_Layer\_8 Note: Use just one drill size for all blind vias.

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
⊞	.0094	368	YES	---	
⊞	.0099	4205	YES	---	

Layer\_9\_to\_Bottom Note: Use just one drill size for all blind vias.

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
○	.0092	255	YES	---	
⊘	.0097	4076	YES	---	

Top\_to\_Bottom

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
⊙	.0132	3445	YES	---	
⊞	.0133	360	YES	---	
⊙	.014	12	YES	---	
□	.035	1	YES	---	
	.037	9	YES	---	
	.041	678	YES	---	
	.057	40	YES	---	
	.062	2	YES	---	
	.106	6	NO	---	

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES .XX XXX DB, NDI SCALE DRAWING	CONTRACT NO.		UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP		
	APPROVALS	DATE	TITLE 1GSPS ADC Specification Drawing		
TREATMENT	DRAWN M. Bogdan	7/28/09	SIZE B	FSCN NO.	DWG. NO. 2645
FINISH	CHECKED M. Bogdan	7/28/09	ISSUED		REV. A
SIMILAR TO	ACT. WT	CALC. WT	SCALE 1/4	SHEET	