



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
RAD CHK		TITLE	Size
DATE:	5/26/09	C	
TIME:	2:00 pm	Block FPGA	
QA CHK		1GSPS ADC Module	
REV	A	DRW.	2644
		Sheet	1-6