The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design altpll00.vhd. The design altpll00.vhd has Stratix II Enhanced pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 8000 ps.