



Board Characteristics - 14 LAYER BOARD

- All dimensions are given in inches unless specified otherwise.
- Material FR4 with Tg>170C, E.g. FR406
- Minimum trace width: 0.006" and clearance: 0.005" on Signal\_1,6 (Top and Bottom); 0.005" on Signal\_2,3,4,5,7,8,9,10 (all stripline); 1/2 oz copper for all power layers and for Signal\_1,2 (Top and Bottom) 1/2 oz copper for Stripline trace layers (Signal\_2,3,4,5,7,10).
- Immersion Gold over copper, with min. Ni: 2.5-5 um; Au: 0.05-0.2 um. Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.063" +/- 0.008
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified
- Zc=55 Ohm +/- 5 Ohm for 0.005" stripline and 0.006" microstrip traces on all layers. Perform TDR test for all signal layers. Present TDR test results for all signal layers.

BOARD'S DRILL SCHEDULE

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
○	.014	2446	YES	---	
Φ	.018	6	YES	---	
⊞	.035	42	YES	---	
⊖	.037	18	YES	---	
⊞	.041	464	YES	---	
⊕	.042	20	YES	---	
□	.057	12	YES	---	
	.062	4	YES	---	
	.062992126	8	YES	---	
	.106	6	NO	---	
	.12795276	6	YES	---	
	.15	2	NO	---	

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES .XX .XXX .XXX		CONTRACT NO.		UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
DO NOT SCALE DRAWING		APPROVALS	DATE	TITLE	
TREATMENT	FINISH	DRAWN M. Bogdan	9/15/09	ADC Master Specification Drawing	
SIMILAR TO	ACT. WT	CHECKED M. Bogdan	9/15/09	SIZE B	FSCM NO.
	CALC WT	ISSUED		DWG. NO. 2656	REV. A
			SCALE 1/2	SHEET	