



Notes:

1. This is the schematic of one ADC Channel; 32 identical channels on board (6U VME).
2. Each ADC Channel covers an area of 20mm x 22.5mm.
3. DGND \perp - Digital ground plane - one for the whole board.
4. AGROUND \downarrow - Local analog ground plane - one for each ADC Channel (32 AGROUND planes total); each AGROUND plane connects to the DGND plane under the AD7674 chip.
5. Vcc: +5V digital power supply from the crate, referenced to DGND.
6. +3.3V: digital power supply from the crate, referenced to DGND.
7. +5Van: analog power, one for whole board, referenced to DGND, linearly regulated from crate's +12V.
8. Each ADC Channel connects independently to the one FPGA on board.
9. The ADCs work at 800KHz sampling rate, warp mode, serial interface, slave mode, external clock.

Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
R&D CHK		TITLE	Size C
DATE:	03/7/05	ADC Channel j QUIET_ADC	
TIME:	11:00 am		
QA CHK		REV A	Sheet 6_j of 12