



DAC[7:0]
 Lines common for all 4 DRS4 chips

Notes:
 Each circuit placed on a PCB area of 25mm by 100mm, one side.
 4 such circuits on a PCB area of 50mm by 100mm two sides.
 4 such circuits are serviced by one local FPGA.

Engineer	M. Bogdan	TITLE		
Drawn by	M. Bogdan			
R&D CHK		Sampling_ADC Block 16-Ch, 5 GSPS Front End Card		
DATE:	7/11/2011			
TIME:	11:00 am			
QA CHK				
REV	B	DRW.	2748	Sheet 3_1