


BLVDS_1_7(5:0)
 -3 BLVDS inputs: SCK,CLR,DIN.
 Note: These inputs are the same as in BLVDS_9_21.
 They are doubled in the LVDS input SAB.

CS(37:0)
 -19 LVDS inputs.
 -one for each PreAmp, MMIC and PhSw card.

BLVDS_9_21(29:0)
 -15 BLVDS inputs: SCK,CLR,DIN,A0,...,A7,PCLK0A,PCLK1A,PCLK0B,PCLK1B.

Notes:

- All P2 pins feed through and do not connect to the Backplane.
- "+3.3V" and "ground" are digital power and ground planes, common for all modules.
- "+5Vopto", "-5Vopto" and "GNDopto" are local power and ground planes common for MMIC, PhSw and HKeeper Modules.
- All BLVDS signals are driven each by an DS92001 Buffer, located on the Slot 8 SAB and are terminated on the Backplane. They shall not be terminated on Modules. BLVDS inputs: SCK,CLR,DIN are doubled inside the Slot 8 SAB.
- All LVDS inputs are point-to-point and have to be terminated on Modules.



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
R&D CHK		TITLE	Size C
DATE:	5/10/05	Top Level QEB-Backplane	
TIME:	2:00 pm		
QA CHK		REV A	DRW. B-2563 Sheet 1 of 7