1						2					3						4			
A	Slot '	1 Slot2	Slot3	Slot 4	Slot5	Slot6	Slot7		13:0)		A	nalogIr ne Analog S	2 Slot13 nput(21; Signal from e e referenced	10) ach Modul	e in Slot 10),,21 to th			.18 Slot	
В	Sh2 P1 PreAmp (0:5)SQA718	BLV0S(5:0)	Sh2 P1 PreAmp (0:5)SQN78	Sh2 P1 PreAmp (0:5)S0A18	Sh2 P1 PreAmp (0:5)SQN TB	Sh2 P1 PreAmp (0:5)\$0,78	Sh2 P1 PreAmp (0:5)S0/18	BL VDS.1_7(5:0) BL VDS.1_7(5:0) BL VDS.1_0 BL VDS.1_2_21(22:0) BL VDS.1_2_2_1(22:0)	(d): 12) vilo land	MMIC PhSw (0:62)50,18 RF \ng(0;12)	Br VDS(23:0)	P 1 C P hS (0:62) B v v c (0:62) B v v c (0:62) C v v v v v v v v v v v v v v v v v v v	Peuv P1 C PhSw (0:62)SQN R (0:1)SS	14 CS(1:0) BL VDS(29:0) Add Anal 0000t Anal 0000t	P 1 P 1 P 1 P 1 P 1 P 1 P 1 P 1 P 1 P 1	P1 MMIC PhSw (0:00) BF NDS(53:0)	P1 MMIC PhSw (0:1)S3	P 1 MM IC Ph St (0: 1) SS (0: 62) SC MM IC	P1 P1 PhSi PhSi (22(1:6) Br.NDS(23:6)	
С	BLV -3 BL Note:	DS_1_7(VDS inputs: These input They are do	5;0) SCK,CLR,D s are the sa	me as in BL\			-19	S(37:0) LVDS inputs.	np, MMIC and P	hSw card.	17:16		9_21(29 9_21(29 S inputs: SCr	;0)	A0,,A7,P	27:26) PCLK0A,PC	CLK1A,PCI	_K0B,PCL		
D	 Sh6 Sh6 Sh6 Sh6 Sh6 Sh6 Sh6 Sh6 Sh6 Sh6															6 Sh P2				
l	1					2					3					REV A DRW. B-2563 ₄				

