



**HS Reference Clock to all FPGAs**

**200MHz CML**




**AMB Reference Clock to Processor FPGAs**

**100MHz CML**






**QSFP\_Rx Reference Clock to Input FPGAs**

**200MHz CML**



**Internal Clock to all FPGAs**

**100MHz LVDS**



Engineer	<b>M.Bogdan</b>	<b>The University of Chicago</b> 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	<b>M.Bogdan</b>		
R&D CHK		TITLE	Size c
DATE:	<b>1/25/13</b>	<b>Clocks</b>	
TIME:	<b>10:17 am</b>	<b>FTK-AM-AUX Card</b>	
REV	A	DRW.	<b>2808</b>
		Sheet	<b>24</b>