









Sheet 22_1
Processor
FPGA
Decoupling



Rev.B. Added resistor Ax_531

Engineer	M.Bogdan	The University of Chicago		
Drawn by	M.Bogdan	5640 S. Ellis Ave. Chicago, IL 60637		
R&D CHK	TITLE	Processor FPGA		
DATE:	1/25/14			
TIME:	9:17 am			
REV	B	DRW.	2808	Sheet 20_1