


BOARD'S HOLE SCHEDULE

FHS	COUNT	PLATED	COMMENT
.009	4998	YES	
.012	94	YES	
.02	60	YES	
.0236	204	YES	Note 10
.03	104	YES	
.035	6	YES	
.041	333	YES	
.057	6	YES	
.106	8	NO	
.11	8	YES	
.113	5	NO	
.122	2	NO	
.2165	1	NO	



Board Characteristics: 14-Layer Board

- All dimension in inches unless specified otherwise.
- Material: FR4, Tg > 170 C.
- Board Thickness: 0.095" +/- 0.008"
- Minimum Trace Width 0.005" on Layer 1,3,12,14
Minimum Trace Width 0.004" on Layer 5,10
Minimum clearance 0.004" on all layers.
- 1 oz Copper for top, bottom and power layers; 1/2 oz Copper for embedded signal layers.
- Electroless Nickel/Immersion Gold plating; apply solder mask.
min 25 um Cu, 2.5-5 um Ni, 0.05-0.2 um Au (Electroless Ni/Immersion Au).
- Silkscreen on Both Sides
- Interlayer spacing : as specified.
- FHS tolerances : +/- 0.002" unless specified otherwise.
- Impedance 50 Ohm for all 5-mil traces on Layers: 1,3,12,14
Impedance 50 Ohm for all 4-mil traces on Layers: 5,10
Present TDR test results for all signal layers.
- This is a pressfit tech. thru hole with the following specs:
 - Diameter of drilled hole: 0.7mm +/- 0.02mm
 - Diameter of finished plated through hole: 0.6 mm +/- 0.05mm
 - Hole Plating: min 25 um Cu, 2.5-5 um Ni, 0.05-0.2 um Au (Electroless Ni/Immersion Au).
- 45 degree chamfer
- Mill the Top and Bottom of Board on the Slider Side to a thickness of 0.063" +/- 0.008".
Width of the milled areas: 0.1" +/- 0.05"

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES .008			CONTRACT NO.		THE UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP		
DO NOT SCALE DRAWING			APPROVALS	DATE	TITLE		
TREATMENT			DRAWN	M. Bogdan	FTK VME Test Aux Board Specification Drawing		
FINISH			CHECKED	H. Sanders	9/22/11		
SIMILAR TO			ISSUED		SIZE	FSCM NO.	DWG. NO.
ACT. WT							2744
CALC. WT					SCALE		1/2
					SHEET		1 of 1