



Sheet 12

FPGA POWER

Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan	TITLE	Tx FPGA
Rd CHK		Size	c
DATE:	9/19/11	Rear Transition VME Card	
TIME:	11:17 am	REV	A
QA CHK		DRW	2743
		Sheet	8 of 12