



Lines common for all 4 DRS4 chips
Independent lines for each DRS4 chip

To Block FPGA
DRS_Control[20:0]
ADC_Control[3:0]
ADC_OUT[21:0]

PDWN
Common to all AD9222

Internal Reference Configuration

B1_34
AD9222

B1_33
DRS4

+1.8V
ADC_DVDD
Voltage common for all 5 ADCs.
From Sheet 10.

Ch8_Out[1:0]

Comp_I0[23:0]

BIDAC[3:0]

DAC[7:0]

Lines common for all 4 DRS4 chips

Engineer	M. Bogdan	The University of Chicago 5620 S. Ellis Ave. Chicago, IL 60637
Drawn by	M. Bogdan	
R&D CHK		TITLE
DATE:	8/15/2012	16-Ch, GHz AC/DC ADC Module
TIME:	11:00 am	Sampling_ADC Blo
QA CHK		REV B
		DRW. 2793
		Sheet 2_1