



VMEbus\_P1

ReservedBus(7:0)

Data(15:0)

Address(23:1)

AM(5:0)

BR(3:0)

BGIN(3:0)

BGOUT(3:0)

IRQ(7:1)

GA\*(4:0)

VME\_Controls(17:0)

VME\_P0(94:0)

VME\_P2(159:0)

P2\_CUSTOM

Data(31:16)

Address(31:24)

Trig\_Ctrl(50:0)

Sheet 7

Engineer	M. Bogdan	The University of Chicago 5620 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size c
DATE:	9/19/12	16-Ch, GHz AC/DC ADC Module VME Interface	
TIME:	2:00 pm	REV	
QA CHK		DRW.	2793
		Sheet	5