HTT Mezzanines Thermal Simulation

Mircea Bogdan 9/18/2018

The University of Chicago

Thermal	Return to Main	Errors (0)		
Calculation Mode	Solve for Maximum Tj	Family	Stratix 10	
ply Recommended Margin	No	Device	1SM21BH	
	22	Device Grade	Extended -3 Smart-VID	
Ambient Temp, T _A (°C)	25	Package	F53	
Junction Temp, T _{J-MAX} (°C)	80	Transceiver Grade	HN3	
		Compact Model Name	1SM21BH_N_F53	
	Contraction of the Marine			
following values assume T_=T	w for at least one of the dies in th			

Recommended Ψ_{ca} (°C/W) 0.441 Max. Ψ_{Jc} (°C/W) 0.163 65 Case Temperature T_{CASE} (°C) PGA Core Power (W) 70.18 Fransceiver Thermal Power (W) HSSI 2 1 0.00 HSSI_1_1 0.00 HSSI 0 1 0.00 HBM Thermal Power (W)

HBM TOP_0	6.30
HBM BOT_0	6.30
FPGA Core Ψ _{JC} (°CW)	0.106
Transceiver Die Ψ _{JC} (°C/W)	
HSSI_2_1	0.000
HSSI 1 1	0.000
H331_1_1	


	HBM TOP_0 0.163 HBM BOT_0 0.161 FPGA Core TSD Offset (°C) 0	HBM TOP_0 0.163 HBM BOT_0 0.161		
НВМ ВОТ_0 0.161	HBM BOT_0 0.161 FPGA Core TSD Offset (°C) 0	HBM BOT_0 0.161 FPGA Core TSD Offset (°C) 0 ansceiver Die TSD Offset (°C)	HBM Die Ψ _{Jc} (°CW)	
	FPGA Core TSD Offset (°C) 0	FPGA Core TSD Offset (°C)	HBM TOP_0	0.163
FPGA Core TSD Offset (°C) 0		ansceiver Die TSD Offset (°C)	HBM BOT_0	0.161
FPGA Core ISD Offset (C)		ansceiver Die TSD Offset (°C)		0
	ansoniver Die TSD Offent (%C)		-PGA Core TSD Offset (*C)	U

HSSI 0 1

EPE - Mezzanine FPGA - Bottom HSSI 2 0 ***** Total Power ~ 91W 0.00 HSSI 1 0 1.73

80% Logic, 500MHz, HBM, etc.

http://edg.uchicago.edu/~bogdan/HTT_TrackFitterMezzanine/misc/stratix10_epe_TEST_1.xls



4

0

0

HSSI 0 0

HSSI 2 0

HSSI_1_0

HSSI 0 0

Max Junction Temp ~ 80C Air ~ 25C

(*) Power applied to corresponding parts of thermal model. Intel supplied FIoTHERM model includes thermal specs of various parts of Stratix10Mx chip.

Parameter variation with FPGA core junction temperature. Three values are provided for each parameter. The middle row contains FPGA core temperature and other parameters assuming the recommended Ψ_{ca} value above. The top row provides values of all parameters when FPGA core temperature is 5 degrees lower than in the middle row. The bottom row provides values of all parameters when FPGA core temperature is 5 degrees higher than in the middle row. The rows are color-coded, as follows:

cceptable cooling solutions - all junction temperatures are at or below Max. Junction Temp, T., M.

0

Unacceptable cooling solutions - one or more junction temperatures are above Max. Junction Temp, T_{I-MAX}.

						Ψ _κ (°c/w)								
FPGA Core Junction Temperature (°C)	FPGA Core Power (W)	Overall Total Power (W)	Case Temperature T _{CASE} (°C)	Max. Junction Temperature (°C)	and the second	FPGA Core	HSSI_0_0	HSSI_1_0	HSSI_2_0	HSSI_0_1	HSSI_1_1	HSSI_2_1	НВМ ТОР_0	нвм вот_
70	68.31	88.96	60	75	0.398	0.106	-0.037	0.000	0.048	0.000	0.000	0.000	0.168	0.167
75	70.18	91.05	65	80	0.441	0.106	-0.036	0.000	0.047	0.000	0.000	0.000	0.163	0.161
80	72.26	93.37	70	85	0.480	0.106	-0.035	0.000	0.046	0.000	0.000	0.000	0.157	0.155

Temperature Simulation with FIoTHERM - 1

Estimated FPGA Power with Intel Stratix EPE: 70.18 + 6.3 + 6.3 + 6.55 + 1.73 = 91.06 [W]

Created two different thermal models for the FPGA:

Generic 2-Resistor Model – 45x45x4mm cuboid, with 91W power concentrated in the middle plane, and 0.16C/W and 5C/W estimated thermal resistances to the top and bottom sides.

Detailed Model - All five EPE power estimates were added to an Intel FIoTHERM Stratix 10Mx thermal model. This model has separate dies like the actual FPGA.

Temperature Simulation with FIoTHERM - 2


- Build six mezzanine card thermal models:

- 150x146mm with 0.5mm Connector (two 90x90mm holes in motherboard);
- 150x146mm with 2mm Connector;
- 74x300mm with 0.5mm Connector (one 140x150mm hole in motherboard);
- 74x300mm with 2mm Connector;
- 170x146mm with 0.5mm Connector (two 110x90mm holes in motherboard);
- 170x146mm with 0.5mm Connector and 1mm taller Heatsinks

Each Mezzanine Card:


- FPGA-Heatsink; 38 ICs (24W), 48 caps 2917, 120 caps 1206.
- Temperature Monitor Points in each die and active component.
- Surface Temperatures for all parts is saved during simulation.

A - Square Mezzanines with 0.5mm Connectors:



- Two 150x146mm Mezzanine Cards with 0.5mm Connector
- Max. Height from Motherboard Top Side: 0.5+2.5+4+3.2+11.3=21.5mm
- Heatsink Sizes Optimized for min Temp at 4m/s (tested 100 Scenarios in FloTHERM)
 - Bottom Heatsink: Base = 138x110x2.7mm; 45 Fins = 0.3x110x7.3mm
 - Top Heatsink: Base = 138x110x3.2mm; 45 Fins = 0.3x110x11.3m


B - Square Mezzanines with 2mm Connectors:



- No Holes in Motherboard
- All active components on Top of Mezzanine Card

- Two 150x146mm Mezzanine Cards with 2mm Connector
- Max. Height from Motherboard Top Side: 2+2.5+4+3.2+9.8=21.5mm
- Heatsink Sizes:
 - Bottom Heatsink: Base = 138x75x2.7mm; 45 Fins = 0.3x75x6.5mm
 - Top Heatsink: Base = 138x75x3.2mm; 45 Fins = 0.3x75x9.8mm


C - Long Mezzanines with 0.5mm Connectors:



- Two 74x300mm Mezzanine Cards with 0.5mm Connector
- Heatsinks Size: Base = 69x210x3.2mm; 24 Fins = 0.3x210x11.3mm
- Max. Height from Motherboard Top Side: 0.5+2.5+4+3.2+11.3=21.5mm

Mircea Bogdan

D - Long Mezzanines with 2mm Connectors:



- No Holes in Motherboard
- All active components on Top of Mezzanine Card

- Two 74x300mm Mezzanine Cards with 2mm Connector
- Max. Height from Motherboard Top Side: 2+2.5+4+3.2+9.8=21.5mm.
- Heatsinks Size:
 - Base = 69x150x3.2mm; 24 Fins = 0.3x150x9.8mm

Mircea Bogdan

Temperature Simulation with FIoTHERM - 3


Created a 282x100x366mm Chassis Model that holds three 280x322mm ATCA Blades, spaced at 30.5mm intervals.

The four lateral sides of chassis are made of 1mm Aluminum

Depending on air flow method, the Top and Bottom sides are Fixed Flow Smart Parts (FFSP), or are open to the 25C Ambient.

Three Blades with Mezzanines of the same kind were placed in Chassis and this assembly was solved to 1C temperature accuracy, and stable temperatures at each Monitor Point.

This was repeated for each of the six types of mezzanine cards, for push, pull, and for push-pull air flow methods, and for different air speeds.



Chassis Model


Three different air flow configurations were simulated:

- PUSH: FFSP at the bottom with top open
- PULL: bottom open and FFST on top
- PUSH-PULL: FFST on both bottom and top

Middle Blade between identical blades at 30.5mm best represents actual ATCA

~ 12 hours solve time for each simulation

10




Chassis Model Loaded with 1, 2 or 3 Blades

Simulating the same chassis with only one or two blades inside, gives different Max Junction Temperature Results:

- 74.13C with Blade_0, Blade_1, Blade_2
- 88.26C with only Blade_1
- 82.95C, 78.36C only Blade_0, Blade_2
- 79.35C, 81.87C only Blade_0, Blade_1

Removing blades from crate will cause substantial temperature increases, even if front plates are installed.




Local air speed at 8mm over middle motherboard for 3 FFSP configurations

4m/s Fixed Flow from Bottom In


4m/s Fixed Flow from Top Out

4m/s Fixed Flow from Bottom In and from Top Out




Very small local air speed variations for the same FFSP air speed.

Local air temps at 8mm over middle motherboard for 3 FFSP configurations




Very small local air temperature variations for the same FFSP air speed.




z

Surface and Core Junction Temperatures Example - 1



With the detailed Stratix 10Mx model for FPGA, one can check temperatures on the different dies inside.

Note: The FIoTHERM simulations are not fully consistent with the original Version 18.0.1 EPE results. This simulation shows the max temperature to be in the core.



FPGA Max. Temperatures for Middle Blade 91W, detailed Stratix10Mx Model for Mezz FPGAs

All Simulations Solved with three Blades in Chassis, two Mezzanines on each Blade.

Mezzanine Size		0x21.5 ∙Conn		l6x21.5 ·Conn		0x21.5 n-Conn	150x14 0.5mm		170x14 0.5mm		170x16 0.5mm	
Air Flow	Right	Left	Bottom	Тор	Right	Left	Bottom	Тор	Bottom	Тор	Bottom	Тор
4m/s Push	76.68	76.68	80.30	79.08	73.07	73.21	73.95	74.13				
3m/s Push	84.43	84.37	87.46	86.58	80.03	80.23	80.28	81.09				
4m/s Push-Pull	76.41	75.77	80.05	78.50	72.77	72.61	73.68	73.47	71.25	70.60	69.28	69.32
3m/s Push-Pull							79.94	80.22	76.70	76.39	74.27	74.81
2.5m/s Push-Pull							84.64	85.39	80.79	80.82	78.05	79.01

Note: Results are based on solving the models with FloTHERM Fixed Flow Smart Parts, which were used in place of ATCA fans. The FFSP provide a uniform air speed over the entire 280x100mm section of the model chassis. In real ATCA crates, air flow varies from slot to slot and from quadrant to quadrant, in the same slot.

All Simulation Results are posted here:

http://edg.uchicago.edu/~bogdan/HTT_TrackFitterMezzanine/FloTHERM/Simulation_Results.xlsx

Comments – Questions

Requirement: 91W FPGA Power, max 80C Core Junction Temp

Thermal Simulations show that cooling is possible with two square mezzanine cards and 0.5mm interposers.

We have to agree about acceptable architecture: connectors, PCB geometries, PCB cutouts, etc.

It would be best to redo thermal simulation with the real PCB design, including all parts that may potentially restrict air flow, to avoid possible hot spots and confirm current results.

Backup Slides

EPE - Mezzanine FPGA - Power


<u>Power Management</u> <u>Resource Center</u>	Stratix® 10 Version 18.0.1, Build 07.	05	
imeters		Thermal	Power (W)
Stratix 10	L	ogic	18.265
1 SM2 1BH		RAM	14.161
Extended -3 Smart-VID		DSP	7.512
F53		Clock	0.016
HN3		PLL	0.392
Maximum		1/0	0.947
VID)	CVR	5.926
PRELIMINARY		HPS	0.000
		нвм	21.173
sis Summary		PSTATIC	25.961
Detailed Thermal Model	Total Power Before SmartV	1D Savings	94.668
	SmartVID Pow	er Savings	-3.607
35	т	TAL (W)	91.060
80	Intel recomm	ande ueine In	tol@
0.331	Enpirion@ Po	wer Solutions	
0.163	Intel	8 FPGAs	
65			
Thermal Analysis Details			
	ameters Stratix 10 Stratix 10 ISM21BH Extended -3 Smart-VID F53 HN3 Maximum VID PRELIMINARY Stratis Summary Detailed Thermal Model 35 80 0.331 0.163 65	Version 18.0.1, Build 07. ameters Stratix 10 1SM21BH Extended 3 Smart-VID F53 Maximum VID PRELIMINARY Sis Summary Detailed Thermal Model 35 0.331 0.331 0.163 65	Version 18.0.1, Build 07.05 Immeters Thermal I Logic RAM DSP Clock HN3 PLL Maximum I/O VID XCVR PRELIMINARY HPS bits Summary Pstatic Detailed Thermal Model Total Power Before SmartVID Savings SmartVID Power Savings TOTAL (W) 80 Intel recommends using In 0.331 0.163 65 65

http://edg.uchicago.edu/~bogdan/HTT_TrackFitterMezzanine/misc/stratix10_epe_TEST_1.xls

Please, Download and Test!

20

E - Larger Square Mezzanines with 0.5mm Connectors:




- Two 170x146mm Mezzanine Cards with 0.5mm Connector
- Max. Height from Motherboard Top Side : 0.5+2.5+4+3.2+11.3=21.5mm
- Heatsink Sizes:
 - Bottom Heatsink: Base = 159x110x2.7mm; 52 Fins = 0.3x110x7.3mm
 - Top Heatsink: Base = 159x110x3.2mm; 52 Fins = 0.3x110x11.3m

21

Mircea Bogdan

F - Larger/Taller Square Mezzanines - 0.5mm Conn:



- Two 170x146mm Mezzanine Cards with 0.5mm Connector
- Max. Height from Motherboard Top Side: 0.5+2.5+4+3.2+11.3=22.5mm
 Note: Distance from Motherboard Top Side to adjacent Front Plate = 23.87mm.
- Heatsink Sizes:
 - Bottom Heatsink: Base = 159x110x2.7mm; 52 Fins = 0.3x110x8.0mm
 - Top Heatsink: Base = 159x110x3.2mm; 52 Fins = 0.3x110x12.3m Mircea Bogdan Mezzanine PCB Height=2.5mm, FPGA Height=4mm

Surface and Core Junction Temperatures Example - 2



The above example shows 150x146mm cards, 21.5mm height, 0.5mm connectors and in Push 4m/s air flow. The same Mezzanine Card was simulated with a 2-Resistor model, and a detailed Stratix 10Mx model for FPGA.

Both simulations show about the same FPGA Case Temperature of ~61C and max. junction temperature of ~74C.

FPGA Max. Temperatures for Middle Blade 91W, generic 2-Resitor Model for FPGAs

All simulations Solved with three Blades in Chassis, two Mezzanines on each Blade, pushed air

Mezzanine Size	74x300x21.5mm 2mm-Conn		150x146x21.5mm 2mm-Conn		74x300x21 0.5mm-Coi		150x164x21.5mm 0.5mm-Conn		
	Right	Left	Bottom	Тор	Right	Left	Bottom	Тор	
FPGA Max. Temp – 4m/s	77.16	77.11	80.84	79.77	73.86	73.60	74.17	74.65	
FPGA Case Temp – 4m/s	63.4	63.4	67.3	65.9	60.1	59.9	60.5	60.9	
FPGA Max. Temp – 3m/s							80.46	81.52	
FPGA Case Temp – 3m/s							66.9	67.7	

Note: For a max. junction temperature of 80C, we need a case temperature of 65C.