







Engineer: M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637
Drawn by: M. Bogdan	
DATE: 10/12/1010	Top Level PSEC3 Tester Module
REV. A	DRW. 2710 Sheet 1 of 5









Engineer	M. Bogdan	The University of Chicago 5640 S. Ellis Ave. Chicago, IL 60637	
Drawn by	M. Bogdan		
R&D CHK		TITLE	Size B
DATE:	10/12/2010	USB Interface PSEC3 Tester Module	
TIME:	2:00 pm		
QA CHK		REV A	DRW. 2710 Sheet 2 of 5



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
R&D CHK		TITLE	PSEC3 - ASIC
DATE:	10/22/2010		Size c
TIME:	2:00 pm		PSEC3 Tester Board
QA CHK		REV	A
		DRW.	2710
			Sheet 3 of 5



Engineer	M. Bogdan	The University of Chicago		
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637		
R&D CHK		DAC PSEC3 Tester Module		
DATE:	10/12/2010			
TIME:	2:00 pm			
QA CHK		REV A	DRW. 2710	Sheet 4/5



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave. Chicago, IL 60637	
RAD CHK		TITLE	FPGA
DATE:	10/12/2010	PCE3 ASIC Tester Module	
TIME:	2:00 pm	REV	A
UA CHK		DRW.	2710
		Sheet	5 of 5