The University of Chicago
Electronics Design Group

systemconn

RJ45-Tyco 5406299-1

system[7:0]

<p>| VREFB8CN0 / FPGA_Chip | VREFB8CN0 | E13 : BI# |
| VREFB7CN0 / FPGA_Chip | VREFB7CN0 | E10 : BI# |
| VREFB6CN0 / FPGA_Chip | VREFB6CN0 | K5 : BI# |
| VREFB6AN0 / FPGA_Chip | VREFB6AN0 | G5 : BI# |
| VREFB5CN0 / FPGA_Chip | VREFB5CN0 | P5 : BI# |
| VREFB5AN0 / FPGA_Chip | VREFB5AN0 | T5 : BI# |
| VREFB4CN0 / FPGA_Chip | VREFB4CN0 | V10 : BI# |
| VREFB3CN0 / FPGA_Chip | VREFB3CN0 | V12 : BI# |
| VREFB2CN0 / FPGA_Chip | VREFB2CN0 | N18 : BI# |
| VREFB2AN0 / FPGA_Chip | VREFB2AN0 | T18 : BI# |
| VREFB1CN0 / FPGA_Chip | VREFB1CN0 | K18 : BI# |
| VREFB1AN0 / FPGA_Chip | VREFB1AN0 | G18 : BI# |
| VCC_CLKIN8C / FPGA_Chip | VCC_CLKIN8C | F13 : BI# |
| VCC_CLKIN7C / FPGA_Chip | VCC_CLKIN7C | E11 : BI# |
| VCC_CLKIN4C / FPGA_Chip | VCC_CLKIN4C | U10 : BI# |
| VCC_CLKIN3C / FPGA_Chip | VCC_CLKIN3C | T12 : BI# |
| VCCPT / FPGA_Chip | VCCPT | IN |
| VCCPGM / FPGA_Chip | VCCPGM | IN |
| VCCPD8C / FPGA_Chip | VCCPD8C | H13 : BI# |
| VCCPD7C / FPGA_Chip | VCCPD7C | H11 : BI# |
| VCCPD6C / FPGA_Chip | VCCPD6C | L8 : BI# |
| VCCPD6A / FPGA_Chip | VCCPD6A | HB : BI# |
| VCCPD5C / FPGA_Chip | VCCPD5C | N8 : BI# |
| VCCPD5A / FPGA_Chip | VCCPD5A | P8 : BI# |
| VCCPD4C / FPGA_Chip | VCCPD4C | P10 : BI# |
| VCCPD3C / FPGA_Chip | VCCPD3C | R12 : BI# |
| VCCPD2C / FPGA_Chip | VCCPD2C | N15 : BI# |
| VCCPD2A / FPGA_Chip | VCCPD2A | R15 : BI# |
| VCCPD1C / FPGA_Chip | VCCPD1C | K15 : BI# |
| VCCPD1A / FPGA_Chip | VCCPD1A | J15 : BI# |
| VCCL / FPGA_Chip | VCCL | IN |
| VCCIO6C / FPGA_Chip | VCCIO6C | IN |
| VCCIO7C / FPGA_Chip | VCCIO7C | E8 : BI# |
| VCCIO6C / FPGA_Chip | VCCIO6C | G5 : BI# |
| VCCIO6A / FPGA_Chip | VCCIO6A | D5 : BI# |
| VCCIO5C / FPGA_Chip | VCCIO5C | R1 : BI# |
| VCCIO5A / FPGA_Chip | VCCIO5A | R7 : BI# |
| VCCIO4C / FPGA_Chip | VCCIO4C | IN |
| VCCIO3C / FPGA_Chip | VCCIO3C | IN |
| VCCIO2C / FPGA_Chip | VCCIO2C | IN |
| VCCIO2A / FPGA_Chip | VCCIO2A | IN |
| VCCIO1C / FPGA_Chip | VCCIO1C | IN |
| VCCIO1A / FPGA_Chip | VCCIO1A | IN |
| VCCD_PLL_T1 / FPGA_Chip | VCCD_PLL_T1 | G12 : BI# |
| VCCD_PLL_R2 / FPGA_Chip | VCCD_PLL_R2 | L6 : BI# |
| VCCD_PLL_L2 / FPGA_Chip | VCCD_PLL_L2 | M17 : BI# |</p>
<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCD_PLL_B1</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>VCCBAT</td>
<td>IN</td>
</tr>
<tr>
<td>VCCA_PLL_T1</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>VCCA_PLL_R2</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>VCCA_PLL_L2</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>VCCA_PLL_B1</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>VCC</td>
<td>IN</td>
</tr>
<tr>
<td>USB_WAKEUP</td>
<td>IN</td>
</tr>
<tr>
<td>USB_SPARE</td>
<td>IN</td>
</tr>
<tr>
<td>USB_RDY1</td>
<td>IN</td>
</tr>
<tr>
<td>USB_RDY0</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA7</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA6</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA5</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA4</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA3</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA2</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA1</td>
<td>IN</td>
</tr>
<tr>
<td>USB_PA0</td>
<td>IN</td>
</tr>
<tr>
<td>USB_IFCLK</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD9</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD8</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD7</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD6</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD5</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD4</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD3</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD2</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD15</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD14</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD13</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD12</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD11</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD10</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD1</td>
<td>IN</td>
</tr>
<tr>
<td>USB_FD0</td>
<td>IN</td>
</tr>
<tr>
<td>USB_CTL2</td>
<td>IN</td>
</tr>
<tr>
<td>USB_CTL1</td>
<td>IN</td>
</tr>
<tr>
<td>USB_CLKOUT</td>
<td>IN</td>
</tr>
<tr>
<td>TEMPDIODEP</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>TEMPDIODEN</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>Systemout_n</td>
<td>IN</td>
</tr>
<tr>
<td>Systemout</td>
<td>IN</td>
</tr>
<tr>
<td>Systemin1_n</td>
<td>IN</td>
</tr>
<tr>
<td>Systemin0_n / FPGA_Chip</td>
<td>Systemin0 : IN</td>
</tr>
<tr>
<td>--------------------------</td>
<td>----------------</td>
</tr>
<tr>
<td>Systemin0 / FPGA_Chip</td>
<td>Systemin0 : IN</td>
</tr>
<tr>
<td>PORSEL / FPGA_Chip</td>
<td>PORSEL : IN</td>
</tr>
<tr>
<td>nSTATUS / FPGA_Chip</td>
<td>nSTATUS : IN</td>
</tr>
<tr>
<td>nIO_PULLUP / FPGA_Chip</td>
<td>nIO_PULLUP : AB4 : BI#</td>
</tr>
<tr>
<td>nCSO / FPGA_Chip</td>
<td>nCSO : IN</td>
</tr>
<tr>
<td>nCONFIG / FPGA_Chip</td>
<td>nCONFIG : IN</td>
</tr>
<tr>
<td>nCEO / FPGA_Chip</td>
<td>nCEO : IN</td>
</tr>
<tr>
<td>nCE / FPGA_Chip</td>
<td>nCE : IN</td>
</tr>
<tr>
<td>MSEL2 / FPGA_Chip</td>
<td>MSEL2 : IN</td>
</tr>
<tr>
<td>MSEL1 / FPGA_Chip</td>
<td>MSEL1 : IN</td>
</tr>
<tr>
<td>MSELO / FPGA_Chip</td>
<td>MSELO : IN</td>
</tr>
<tr>
<td>led_2 / FPGA_Chip</td>
<td>led_2 : IN</td>
</tr>
<tr>
<td>led_1 / FPGA_Chip</td>
<td>led_1 : IN</td>
</tr>
<tr>
<td>led_0 / FPGA_Chip</td>
<td>led_0 : IN</td>
</tr>
<tr>
<td>GND+ / FPGA_Chip</td>
<td>GND+ : IN</td>
</tr>
<tr>
<td>GND / FPGA_Chip</td>
<td>GND : IN</td>
</tr>
<tr>
<td>ENET_TX_n / FPGA_Chip</td>
<td>ENET_TX_n : M16 : BI#</td>
</tr>
<tr>
<td>ENET_TX_ER / FPGA_Chip</td>
<td>ENET_TX_ER : L20 : BI#</td>
</tr>
<tr>
<td>ENET_TX_EN / FPGA_Chip</td>
<td>ENET_TX_EN : C12 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D7 / FPGA_Chip</td>
<td>ENET_TX_D7 : L19 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D6 / FPGA_Chip</td>
<td>ENET_TX_D6 : K21 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D5 / FPGA_Chip</td>
<td>ENET_TX_D5 : AB14 : BI</td>
</tr>
<tr>
<td>ENET_TX_D4 / FPGA_Chip</td>
<td>ENET_TX_D4 : J22 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D3 / FPGA_Chip</td>
<td>ENET_TX_D3 : F15 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D2 / FPGA_Chip</td>
<td>ENET_TX_D2 : D12 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D1 / FPGA_Chip</td>
<td>ENET_TX_D1 : F14 : BI#</td>
</tr>
<tr>
<td>ENET_TX_D0 / FPGA_Chip</td>
<td>ENET_TX_D0 : A12 : BI#</td>
</tr>
<tr>
<td>ENET_TX_CLK / FPGA_Chip</td>
<td>ENET_TX_CLK : G21 : BI#</td>
</tr>
<tr>
<td>ENET_TX / FPGA_Chip</td>
<td>ENET_TX : BI</td>
</tr>
<tr>
<td>ENET_RX_n / FPGA_Chip</td>
<td>ENET_RX_n : N22 : BI#</td>
</tr>
<tr>
<td>ENET_RX_ER / FPGA_Chip</td>
<td>ENET_RX_ER : R20 : BI#</td>
</tr>
<tr>
<td>ENET_RX_DV / FPGA_Chip</td>
<td>ENET_RX_DV : T17 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D7 / FPGA_Chip</td>
<td>ENET_RX_D7 : P16 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D6 / FPGA_Chip</td>
<td>ENET_RX_D6 : P17 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D5 / FPGA_Chip</td>
<td>ENET_RX_D5 : R19 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D4 / FPGA_Chip</td>
<td>ENET_RX_D4 : T19 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D3 / FPGA_Chip</td>
<td>ENET_RX_D3 : T15 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D2 / FPGA_Chip</td>
<td>ENET_RX_D2 : U19 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D1 / FPGA_Chip</td>
<td>ENET_RX_D1 : U16 : BI#</td>
</tr>
<tr>
<td>ENET_RX_D0 / FPGA_Chip</td>
<td>ENET_RX_D0 : U15 : BI#</td>
</tr>
<tr>
<td>ENET_RX_CRS / FPGA_Chip</td>
<td>ENET_RX_CRS : R13 : BI#</td>
</tr>
<tr>
<td>ENET_RX_COL / FPGA_Chip</td>
<td>ENET_RX_COL : W12 : BI#</td>
</tr>
<tr>
<td>ENET_RX_CLK / FPGA_Chip</td>
<td>ENET_RX_CLK : W14 : BI#</td>
</tr>
<tr>
<td>ENET_RX / FPGA_Chip</td>
<td>ENET_RX : BI</td>
</tr>
<tr>
<td>ENET_RESETn / FPGA_Chip</td>
<td>ENET_RESETn : V13 : BI#</td>
</tr>
<tr>
<td>Signal Name</td>
<td>FPGA Chip</td>
</tr>
<tr>
<td>-----------------------------</td>
<td>-----------</td>
</tr>
<tr>
<td>ENET_MIO</td>
<td>U13 : Bi#</td>
</tr>
<tr>
<td>ENET_MDC</td>
<td>Y12 : Bi#</td>
</tr>
<tr>
<td>ENET_LED_LINK1000</td>
<td>W13 : Bi#</td>
</tr>
<tr>
<td>ENET_led_disErr</td>
<td>AA15 : B.</td>
</tr>
<tr>
<td>ENET_led_charErr</td>
<td>N17 : Bi#</td>
</tr>
<tr>
<td>ENET_led_an</td>
<td>P20 : Bi#</td>
</tr>
<tr>
<td>ENET_INTR</td>
<td>U14 : Bi#</td>
</tr>
<tr>
<td>ENET_GTX_CLK</td>
<td>T13 : Bi#</td>
</tr>
<tr>
<td>ENET_CLK_n</td>
<td>M22 : Bi#</td>
</tr>
<tr>
<td>ENET_CLC</td>
<td>M21 : Bi#</td>
</tr>
<tr>
<td>ENETled_link</td>
<td>N16 : Bi#</td>
</tr>
<tr>
<td>DNU</td>
<td>L12 : Bi#</td>
</tr>
<tr>
<td>debug9</td>
<td>K4 : Bi#</td>
</tr>
<tr>
<td>debug8</td>
<td>H3 : Bi#</td>
</tr>
<tr>
<td>debug7</td>
<td>M6 : Bi#</td>
</tr>
<tr>
<td>debug6</td>
<td>N2 : Bi#</td>
</tr>
<tr>
<td>debug5</td>
<td>N7 : Bi#</td>
</tr>
<tr>
<td>debug4</td>
<td>F21 : Bi#</td>
</tr>
<tr>
<td>debug3</td>
<td>V6 : Bi#</td>
</tr>
<tr>
<td>debug2</td>
<td>AB1 : Bi#</td>
</tr>
<tr>
<td>debug19</td>
<td>J1 : Bi#</td>
</tr>
<tr>
<td>debug18</td>
<td>K4 : Bi#</td>
</tr>
<tr>
<td>debug17</td>
<td>N4 : Bi#</td>
</tr>
<tr>
<td>debug16</td>
<td>N5 : Bi#</td>
</tr>
<tr>
<td>debug15</td>
<td>P4 : Bi#</td>
</tr>
<tr>
<td>debug14</td>
<td>P3 : Bi#</td>
</tr>
<tr>
<td>debug13</td>
<td>P2 : Bi#</td>
</tr>
<tr>
<td>debug12</td>
<td>P7 : Bi#</td>
</tr>
<tr>
<td>debug11</td>
<td>T8 : Bi#</td>
</tr>
<tr>
<td>debug10</td>
<td>N3 : Bi#</td>
</tr>
<tr>
<td>DCrefclock_n</td>
<td>K1 : Bi#</td>
</tr>
<tr>
<td>DCrefclock</td>
<td>K2 : Bi#</td>
</tr>
<tr>
<td>DCLK</td>
<td>V4 : Bi#</td>
</tr>
<tr>
<td>DC3out2_n</td>
<td>K7 : Bi#</td>
</tr>
<tr>
<td>DC3out2</td>
<td>K8 : Bi#</td>
</tr>
<tr>
<td>DC3out1_n</td>
<td>L3 : Bi#</td>
</tr>
<tr>
<td>DC3out1</td>
<td>L4 : Bi#</td>
</tr>
<tr>
<td>DC3out0</td>
<td>M3 : Bi#</td>
</tr>
<tr>
<td>DC3out0</td>
<td>M4 : Bi#</td>
</tr>
<tr>
<td>DC3in3_n</td>
<td>W1 : Bi#</td>
</tr>
<tr>
<td>DC3in3</td>
<td>V1 : Bi#</td>
</tr>
<tr>
<td>DC3in2_n</td>
<td>T1 : Bi#</td>
</tr>
<tr>
<td>DC3in2</td>
<td>T2 : Bi#</td>
</tr>
<tr>
<td>DC3in1_n</td>
<td>W2 : Bi#</td>
</tr>
<tr>
<td>DC3in1</td>
<td>W3 : Bi#</td>
</tr>
<tr>
<td>DC3in0_n</td>
<td>U3 : Bi#</td>
</tr>
<tr>
<td>Port</td>
<td>Type</td>
</tr>
<tr>
<td>--------------------------</td>
<td>------------------</td>
</tr>
<tr>
<td>DC3in0 / FPGA_Chip</td>
<td>DC3in0 : BI</td>
</tr>
<tr>
<td>DC2out2 / FPGA_Chip</td>
<td>DC2out2 : BI</td>
</tr>
<tr>
<td>DC2out2 / FPGA_Chip</td>
<td>DC2out2_n : ...</td>
</tr>
<tr>
<td>DC2out1 / FPGA_Chip</td>
<td>DC2out1 : BI</td>
</tr>
<tr>
<td>DC2out1 / FPGA_Chip</td>
<td>DC2out1_n : ...</td>
</tr>
<tr>
<td>DC2out0 / FPGA_Chip</td>
<td>DC2out0 : BI</td>
</tr>
<tr>
<td>DC2out0 / FPGA_Chip</td>
<td>DC2out0_n : ...</td>
</tr>
<tr>
<td>DC2in3 / FPGA_Chip</td>
<td>DC2in3 : BI</td>
</tr>
<tr>
<td>DC2in3 / FPGA_Chip</td>
<td>DC2in3_n : BI</td>
</tr>
<tr>
<td>DC2in2 / FPGA_Chip</td>
<td>DC2in2 : BI</td>
</tr>
<tr>
<td>DC2in2 / FPGA_Chip</td>
<td>DC2in2_n : ...</td>
</tr>
<tr>
<td>DC2in1 / FPGA_Chip</td>
<td>DC2in1 : BI</td>
</tr>
<tr>
<td>DC2in1 / FPGA_Chip</td>
<td>DC2in1_n : ...</td>
</tr>
<tr>
<td>DC2in0 / FPGA_Chip</td>
<td>DC2in0 : BI</td>
</tr>
<tr>
<td>DC2in0 / FPGA_Chip</td>
<td>DC2in0_n : ...</td>
</tr>
<tr>
<td>DC1out2 / FPGA_Chip</td>
<td>DC1out2 : BI</td>
</tr>
<tr>
<td>DC1out2 / FPGA_Chip</td>
<td>DC1out2_n : ...</td>
</tr>
<tr>
<td>DC1out1 / FPGA_Chip</td>
<td>DC1out1 : BI</td>
</tr>
<tr>
<td>DC1out1 / FPGA_Chip</td>
<td>DC1out1_n : ...</td>
</tr>
<tr>
<td>DC1out0 / FPGA_Chip</td>
<td>DC1out0 : BI</td>
</tr>
<tr>
<td>DC1out0 / FPGA_Chip</td>
<td>DC1out0_n : ...</td>
</tr>
<tr>
<td>DC1in3 / FPGA_Chip</td>
<td>DC1in3 : BI</td>
</tr>
<tr>
<td>DC1in3 / FPGA_Chip</td>
<td>DC1in3_n : BI</td>
</tr>
<tr>
<td>DC1in2 / FPGA_Chip</td>
<td>DC1in2 : BI</td>
</tr>
<tr>
<td>DC1in2 / FPGA_Chip</td>
<td>DC1in2_n : ...</td>
</tr>
<tr>
<td>DC1in1 / FPGA_Chip</td>
<td>DC1in1 : BI</td>
</tr>
<tr>
<td>DC1in1 / FPGA_Chip</td>
<td>DC1in1_n : ...</td>
</tr>
<tr>
<td>DC1in0 / FPGA_Chip</td>
<td>DC1in0 : BI</td>
</tr>
<tr>
<td>DC1in0 / FPGA_Chip</td>
<td>DC1in0_n : ...</td>
</tr>
<tr>
<td>DC0out2 / FPGA_Chip</td>
<td>DC0out2 : BI</td>
</tr>
<tr>
<td>DC0out2 / FPGA_Chip</td>
<td>DC0out2_n : ...</td>
</tr>
<tr>
<td>DC0out1 / FPGA_Chip</td>
<td>DC0out1 : BI</td>
</tr>
<tr>
<td>DC0out1 / FPGA_Chip</td>
<td>DC0out1_n : ...</td>
</tr>
<tr>
<td>DC0out0 / FPGA_Chip</td>
<td>DC0out0 : BI</td>
</tr>
<tr>
<td>DC0out0 / FPGA_Chip</td>
<td>DC0out0_n : ...</td>
</tr>
<tr>
<td>DC0in2 / FPGA_Chip</td>
<td>DC0in2 : BI</td>
</tr>
<tr>
<td>DC0in2 / FPGA_Chip</td>
<td>DC0in2_n : ...</td>
</tr>
<tr>
<td>DC0in1 / FPGA_Chip</td>
<td>DC0in1 : BI</td>
</tr>
<tr>
<td>DC0in1 / FPGA_Chip</td>
<td>DC0in1_n : ...</td>
</tr>
<tr>
<td>DC0in0 / FPGA_Chip</td>
<td>DC0in0 : BI</td>
</tr>
<tr>
<td>DC0in0 / FPGA_Chip</td>
<td>DC0in0_n : ...</td>
</tr>
<tr>
<td>DC0in3 / FPGA_Chip</td>
<td>DC0in3 : BI</td>
</tr>
<tr>
<td>DC0in3 / FPGA_Chip</td>
<td>DC0in3_n : BI</td>
</tr>
<tr>
<td>DC0in2 / FPGA_Chip</td>
<td>DC0in2 : BI</td>
</tr>
<tr>
<td>DC0in2 / FPGA_Chip</td>
<td>DC0in2_n : ...</td>
</tr>
<tr>
<td>DC0in1 / FPGA_Chip</td>
<td>DC0in1 : BI</td>
</tr>
<tr>
<td>DC0in1 / FPGA_Chip</td>
<td>DC0in1_n : ...</td>
</tr>
<tr>
<td>DC0in0 / FPGA_Chip</td>
<td>DC0in0 : BI</td>
</tr>
<tr>
<td>DC0in0 / FPGA_Chip</td>
<td>DC0in0_n : ...</td>
</tr>
<tr>
<td>CONF_DONE / FPGA_Chip</td>
<td>CONF_DONE : V18</td>
</tr>
<tr>
<td>CLOCKIN / FPGA_Chip</td>
<td>CLOCKIN : AB13</td>
</tr>
<tr>
<td>CLOKCIIN / FPGA_Chip</td>
<td>CLOKCIIN : AA13</td>
</tr>
<tr>
<td>Signal</td>
<td>Port</td>
</tr>
<tr>
<td>-----------------</td>
<td>-------</td>
</tr>
<tr>
<td>ASDO / FPGA_Chip</td>
<td>BI</td>
</tr>
<tr>
<td>altera_reserved_tms / FPGA_Chip</td>
<td>D17</td>
</tr>
<tr>
<td>altera_reserved_tdo / FPGA_Chip</td>
<td>A18</td>
</tr>
<tr>
<td>altera_reserved_tdi / FPGA_Chip</td>
<td>E17</td>
</tr>
<tr>
<td>altera_reserved_tck / FPGA_Chip</td>
<td>D18</td>
</tr>
<tr>
<td>altera_reserved_ntrst / FPGA_Chip</td>
<td>F18</td>
</tr>
<tr>
<td>ALTERA_DATA7 / FPGA_Chip</td>
<td>J20</td>
</tr>
<tr>
<td>ALTERA_DATA6 / FPGA_Chip</td>
<td>J21</td>
</tr>
<tr>
<td>ALTERA_DATA5 / FPGA_Chip</td>
<td>J16</td>
</tr>
<tr>
<td>ALTERA_DATA4 / FPGA_Chip</td>
<td>M17</td>
</tr>
<tr>
<td>ALTERA_DATA3T / FPGA_Chip</td>
<td>K19</td>
</tr>
<tr>
<td>ALTERA_DATA3 / FPGA_Chip</td>
<td>K20</td>
</tr>
<tr>
<td>ALTERA_DATA2 / FPGA_Chip</td>
<td>J17</td>
</tr>
<tr>
<td>ALTERA_DATA1 / FPGA_Chip</td>
<td>J18</td>
</tr>
<tr>
<td>ALTERA_DATA0 / FPGA_Chip</td>
<td>J18</td>
</tr>
</tbody>
</table>