


Control Signals

- Control(2) - Reset*
- Control(5) - Write ET_Sum Clock
- Control(11) - Read Clock
- Control(16) - ET_Sum FIF01 Empty flag*
- Control(17) - ET_Sum FIF02 Empty flag*
- Control(18) - ET_Sum FIF01 Full flag*
- Control(19) - ET_Sum FIF02 Full flag*
- Control(13) - Read Address B (Set 1)
- Control(14) - Read Address A (Set 1)
- Control(50) - Read Address B (Set 2)
- Control(51) - Read Address A (Set 2)
- Control(88) - Write Address B (Set 1)
- Control(89) - Write Address A (Set 1)
- Control(125) - Write Address B (Set 2)
- Control(126) - Write Address A (Set 2)
- Control(127) - Buffer Write Enable* (1)
- Control(128) - Buffer Write Enable* (2)
- Control(129) - Buffer Write Enable* (3)
- Control(58) - ET_Sum Buffer Read Enable*

ET_SUM_DAO



UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
TITLE Crate Sum/ET_Sum_DAO	
DATE 4 Oct 98	REVISION DESCRIPTION Changed to TI SN74ACT7806 FIFO chip. -NUL
DATE 29 Oct 98	REVISION DESCRIPTION Buffers: read addresses, write addresses, and write enables changed to driver outputs. -NUL
SHEET DATE DRWN	15 OF 20 2 July 98 Nancy J. Lai
C-2329 REV A	