


## Control Signals

- Control(67) - Read Clock/S0
- Control(68) - Write Clock/SI
- Control(69) - Reset\*
- Control(75:70) - Empty Flag\*
- Control(82:77) - Full Flag\*
- Control(84) - Read Address B
- Control(85) - Read Address A
- Control(86) - Write Address B
- Control(87) - Write Address A
- Control(90:88) - Enable Read\*
- Control(91) - Write Enable\*
- Control(113) - FIFO REN\*
- Control(114) - FIFO WEN\*



UNIVERSITY OF CHICAGO  
ELECTRONICS DEVELOPMENT GROUP

TITLE

DIRAC / DAQ

DATE	REVISION DESCRIPTION
23 June 1995	Second Prototype: No change here.
18 Nov 1996	3rd Prototype - Bug Fixes

SHEET 18 OF 24  
DATE 18 Nov 1996  
DRWN JW

C-2351  
REV C