







FP1: output to L2 processors
 Note: FP1 is a 80-pin Honda connector

FP LEDS



FP panel controls
 Control(14) - DAQ buffer read-address(0)
 Control(15) - DAQ buffer read-address(1)
 Control(28) - FP strobe validating data to

FP2: connector to FLEX Download Cable

FP3: connector to VME_Interface Bit Blaster

UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

TITLE
 PreFRED / Front Panel

DATE	REVISION DESCRIPTION
20 Feb 1997	PreFRED customization from original DIRAC
1 Oct 1997	Added FLEX Download Cable connector
Nov 12, 1999	Added R26 (FP3/5 to VCC), reconnected U41/1, 7 Added R27, C8 and 74HC123 on Lights(6)

SHEET 8 OF 13	C-2392
DATE 20 Feb 1997	REV B
DRWN Alexis Amadon	

DATE	REVISION DESCRIPTION
20 Feb 1997	PreFRED customization from original DIRAC
1 Oct 1997	Added FLEX Download Cable connector
Nov 12, 1999	Added R26 (FP3/5 to VCC), reconnected U41/1, 7 Added R27, C8 and 74HC123 on Lights(6)