

4

3

DRG. NO. B - 2487 SH. REF. A

Comp. Side

Layer Order

0.005"	1. Signal_1
0.009"	2. Power +5V
0.006"	3. Signal_2
0.009"	4. Signal_3
0.009"	5. Power GND
0.006"	6. Signal_4
0.009"	7. Signal_5
0.009"	8. Power +2.5V
0.006"	9. Signal_6
0.009"	10. Signal_7
0.005"	11. Power +3.3V
0.005"	12. Signal_8

Board Characteristics

- All dimensions are given in inches unless specified otherwise.
- Material FR4 Tg>170C.
- Minimum trace width 0.006" on all layers.
- Minimum clearance 0.006" on all layers.
- 1 oz Cu for the power layers, 1/2 oz Cu for the trace layers.
- Ni/Au (chem plated) over bare copper.
- Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.062" +/- 0.008.
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified
- Impedance: 58 Ohm +/- 5 Ohm for 0.006" traces on all layers.
- Perform TDR test using existing test-traces on board.

DRILL SYMBOL	FHS	COUNT	PLATED	Tolerance	COMMENT
○	.016	1956	YES	---	
⊖	.018	4764	YES	---	
⊖	.0236	117	YES	Note 12.	Note 12
⊖	.033	104	YES	---	
⊖	.035	456	YES	---	
⊖	.041	1040	YES	---	
⊖	.052	10	YES	---	
□	.0551	16	NO	---	
	.057	14	YES	---	
	.09	2	NO	---	
	.095	4	YES	---	
	.106	19	NO	---	
	.1063	24	NO	---	
	.113	9	NO	---	
	.128	4	NO	---	
	.16	1	YES	---	

12-1. Finished plated hole size: 0.59 - 0.65 mm.
 12-2. Drilled hole size: 0.7mm +/- 0.02mm
 12-3. Thickness of thru hole plating: min. 25 μm Cu;
 Ni: 2.5-5 μm; Au (chem plated): 0.05 - 0.2 μm.

UNLESS OTHERWISE SPECIFIED
 DIMENSIONS ARE IN INCHES
 FRACTIONS ARE IN INCHES
 DECIMALS ARE IN INCHES
 DO NOT SCALE DRAWING

CONTRACT NO. UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

APPROVALS DATE TITLE
 M. Boddan 7/26/02 CDF Level 2 Pulsar Board
 Specification Drawing

FINISH TISSHO H. Sonder 7/26/02
 SCALE 1/4 SHEET

THIS SHEET IS COMPUTER GENERATED

4

3

DRG. NO. B - 2487 SH. REF. A

Comp. Side

Layer Order

0.005"	1. Signal_1
0.009"	2. Power +5V
0.006"	3. Signal_2
0.009"	4. Signal_3
0.009"	5. Power GND
0.006"	6. Signal_4
0.009"	7. Signal_5
0.009"	8. Power +2.5V
0.006"	9. Signal_6
0.009"	10. Signal_7
0.005"	11. Power +3.3V
0.005"	12. Signal_8

Board Characteristics

- All dimensions are given in inches unless specified otherwise.
- Material FR4 Tg>170C.
- Minimum trace width 0.006" on all layers.
- Minimum clearance 0.006" on all layers.
- 1 oz Cu for the power layers, 1/2 oz Cu for the trace layers.
- Ni/Au (chem plated) over bare copper.
- Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.062" +/- 0.008.
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified
- Impedance: 58 Ohm +/- 5 Ohm for 0.006" traces on all layers.
- Perform TDR test using existing test-traces on board.

DRILL SYMBOL	FHS	COUNT	PLATED	Tolerance	COMMENT
○	.016	1956	YES	---	
⊖	.018	4764	YES	---	
⊖	.0236	117	YES	Note 12.	Note 12
⊖	.033	104	YES	---	
⊖	.035	456	YES	---	
⊖	.041	1040	YES	---	
⊖	.052	10	YES	---	
□	.0551	16	NO	---	
	.057	14	YES	---	
	.09	2	NO	---	
	.095	4	YES	---	
	.106	19	NO	---	
	.1063	24	NO	---	
	.113	9	NO	---	
	.128	4	NO	---	
	.16	1	YES	---	

12-1. Finished plated hole size: 0.59 - 0.65 mm.
 12-2. Drilled hole size: 0.7mm +/- 0.02mm
 12-3. Thickness of thru hole plating: min. 25 μm Cu;
 Ni: 2.5-5 μm; Au (chem plated): 0.05 - 0.2 μm.

UNLESS OTHERWISE SPECIFIED
 DIMENSIONS ARE IN INCHES
 FRACTIONS ARE IN INCHES
 DECIMALS ARE IN INCHES
 DO NOT SCALE DRAWING

CONTRACT NO. UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

APPROVALS DATE TITLE
 M. Boddan 7/26/02 CDF Level 2 Pulsar Board
 Specification Drawing

FINISH TISSHO H. Sonder 7/26/02
 SCALE 1/4 SHEET

THIS SHEET IS COMPUTER GENERATED

4

3

DRG. NO. B - 2487 SH. REF. A

Comp. Side

Layer Order

0.005"	1. Signal_1
0.009"	2. Power +5V
0.006"	3. Signal_2
0.009"	4. Signal_3
0.009"	5. Power GND
0.006"	6. Signal_4
0.009"	7. Signal_5
0.009"	8. Power +2.5V
0.006"	9. Signal_6
0.009"	10. Signal_7
0.005"	11. Power +3.3V
0.005"	12. Signal_8

Board Characteristics

- All dimensions are given in inches unless specified otherwise.
- Material FR4 Tg>170C.
- Minimum trace width 0.006" on all layers.
- Minimum clearance 0.006" on all layers.
- 1 oz Cu for the power layers, 1/2 oz Cu for the trace layers.
- Ni/Au (chem plated) over bare copper.
- Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.062" +/- 0.008.
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified
- Impedance: 58 Ohm +/- 5 Ohm for 0.006" traces on all layers.
- Perform TDR test using existing test-traces on board.

DRILL SYMBOL	FHS	COUNT	PLATED	Tolerance	COMMENT
○	.016	1956	YES	---	
⊖	.018	4764	YES	---	
⊖	.0236	117	YES	Note 12.	Note 12
⊖	.033	104	YES	---	
⊖	.035	456	YES	---	
⊖	.041	1040	YES	---	
⊖	.052	10	YES	---	
□	.0551	16	NO	---	
	.057	14	YES	---	
	.09	2	NO	---	
	.095	4	YES	---	
	.106	19	NO	---	
	.1063	24	NO	---	
	.113	9	NO	---	
	.128	4	NO	---	
	.16	1	YES	---	

12-1. Finished plated hole size: 0.59 - 0.65 mm.
 12-2. Drilled hole size: 0.7mm +/- 0.02mm
 12-3. Thickness of thru hole plating: min. 25 μm Cu;
 Ni: 2.5-5 μm; Au (chem plated): 0.05 - 0.2 μm.

UNLESS OTHERWISE SPECIFIED
 DIMENSIONS ARE IN INCHES
 FRACTIONS ARE IN INCHES
 DECIMALS ARE IN INCHES
 DO NOT SCALE DRAWING

CONTRACT NO. UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

APPROVALS DATE TITLE
 M. Boddan 7/26/02 CDF Level 2 Pulsar Board
 Specification Drawing

FINISH TISSHO H. Sonder 7/26/02
 SCALE 1/4 SHEET

THIS SHEET IS COMPUTER GENERATED

4

3

DRG. NO. B - 2487 SH. REF. A

Comp. Side

Layer Order