





This part is for QuickSimII simulation only.

VME_simulator



Engineer	M. Bogdan	The University of Chicago	
Drawn by	M. Bogdan	5640 S. Ellis Ave.	
		Chicago, IL 60637	
R&D CHK		TITLE	
DATE:	7/07/04	Stratix Chip_0	
TIME:	2:00 pm	Time to Digital Converter	
UA CHK		REV	DRW. C-2529
			Sheet 9 of 16