

## B2714 BOARD SPECIFICATIONS

- Board Layers: 8
- Layer Stack Order:

Layer1 (Artwork\_1): Top component layer (Signal\_1), 0.5oz, Z(diff)=100 ohm  
 Layer2 (Artwork\_2): Power\_1 (GROUND), 1oz  
 Layer3 (Artwork\_3): Power\_2/Power\_3/Power\_4 (VCCA2V5/VCCHGXB2V5/VCCLGXB1V2), 1oz  
 Layer4 (Artwork\_4): Inner SIGNAL\_3, 0.5 oz, Z(single\_end)= 50 ohm  
 Layer5 (Artwork\_5): Power\_5/Power\_6 (VCCINT1V2/VCCDLL1V2), 1oz  
 Layer6 (Artwork\_6): Inner SIGNAL\_4, 0.5 oz, Z(single\_end)= 50 ohm  
 Layer7 (Artwork\_7): Power\_7/Power\_8/Power\_9 (P3V3/P2V5/P1V2), 1oz  
 Layer8 (Artwork\_8): Bottom component layer (signal\_2), 0.5oz, Z(diff)=100 ohm

- Apply silkscreen on both side:

Artwork\_9: Top silkscreen.  
 Artwork\_10: Bottom silkscreen

- Apply solder mask over bare copper on both side:

Artwork\_11: Top solder mask  
 Artwork\_12: Bottom solde mask

- Material: FR4

- Board thickness: 0.062'' +/- 0.010.

- Send me layer thickness specification for impedance varification

- Copper thickness 1oz before plating for all the power planes.

- Copper thickness 0.5oz before plating for all the signal layers.

- Immersion Ni/Au finish over bare copper

- Differential pairs: trace/gap/trace=5/5/5 mils

- All differential pairs impedance Z(diff) controlled at 100 ohm (+/-10%)

- All other traces minimum clearance = 5 mils

- All dimensions are in inches unless otherwise noted.

Contact person:

Fukun Tang/Electronics Engineer  
 Electronics Development Group  
 University of Chicago

Tel: (773)-702-7801, Fax: (773)-702-2971

SCH# B2713

SPC# B2714

ASM# B2715


UNIVERSITY OF CHICAGO  
 ELECTRONICS DEVELOPMENT GROUP

TITLE

B2714 specifications

SHEET 1 OF 1  
 DATE 03/22/2011  
 DRAWN TANG

B- 2714  
 REV 1.0



BOARD's DRILL SCHEDULE

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.01	650	YES	---
⊞	.015	70	YES	---
⊘	.02	23	YES	---
⊞	.035	2	YES	---
⊘	.037	18	YES	---
⊞	.041	56	YES	---
⊘	.055	2	YES	---
□	.062	4	YES	---
	.10629921	5	YES	---