


SCH# B-2713
SPC# B-2714
ASM# B-2715


DATE	REVISION	DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
UCHOLA TOP

SHEET	1 OF 6	B-2713 REV 1.0
DATE	9/16/2010	
DRWN	TANG	





BOARD_CONFIGURATION

LSC:	R7	R8	R9
LDC:	DNI	200	200
	0	DNI	DNI

Note1: Rt d=50K, Cl=0, Td=300nS
 Note2: Rt d=open, Td=Cl(nF)/175 + 0.5 (nS)

Note2: All single-ended I/O signals are in 3.3V LVTTL


- ACTIVITYLED# (ACTIVITY)
- FLOWCTRLLED0# (XOFF0)
- FLOWCTRLLED1# (XOFF1)
- LUPLED0# (LINK_UP0)
- LUPLED1# (LINK_UP1)
- LDERRLED# (DATA_ERROR)
- TESTLED# (TEST_MODE)

DATE	REVISION	DESCRIPTION

UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

TITLE
SLINK INTERFACE

SHEET	3 OF 6	B-2713 REV 1.0
DATE	9/16/2010	
DRWN	TANG	



REF100M_CLK0(p,n) are used for PLL input clock
 REF100M_CLK1(p,n) are used for transceivers reference clock


DC COUPLING: CR9,CR10,CR11,CR12: 0-ohm

UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

TITLE
SLINK TRASCEIVERS

DATE	REVISION	DESCRIPTION

SHEET	4 OF 6	B-2713 REV 1.0
DATE	9/16/2010	
DRWN	TANG	





UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
LV POWER SUPPLIES

DATE	REVISION	DESCRIPTION

SHEET	5 OF 6	B-2713 REV 1.0
DATE	9/16/2010	
DRWN	TANG	



UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
LV POWER SUPPLIES (2)

SHEET	6 OF 6	B-2713 REV 1.0
DATE	9/16/2010	
DRWN	TANG	

DATE	REVISION DESCRIPTION

UCHOLA Board: Layer Stack-up						
Fukun Tang (773)-834-4286						
Artwork#	Physical Layer Name	Logical Signal Name		Plane Integrity	Routing Control	Note
Art1/L1	Top	Signal_1, Pad_1			Horizontal	(1)
Art2/L2	Power_1	GROUND			Full Plane	
ART3/L3	Power_2, Power_3, Power_4	VCCA2V5, VCCHGXB2V5, VCCLGXB1V2			Split Plane	
ART4/L4	Inner Signal_3	Signal_3			Horizontal	(2), (4)
ART5/L5	POWER_5, POWER_6	VCCINIT1V2, VCCDPLL1V2			Split Plane	
ART6/L6	Inner Signal_4	Signal_4			Horizontal	(2), (4)
ART7/L7	POWER_7, POWER_8, POWER_9	P3V3, P2V5, P1V2			Split Plane	
ART8/L8	Bottom	Signal_2, Pad_2			Vertical	(3), (4)
	(1): No fast signal crosses the split gaps on the referenced power layers (for 2.5Gbps CML diff. signals)					
	(2): No fast signal crosses the split gaps on the referenced power layer (for 40Mbps TTL Signals)					
	(3): No fast signal crosses the split gaps on the referenced power layers (for 100MHz LVDS diff. signals)					
	(4): Filled with "ground" to help reduce inductance in signal return pathes and increase thermal conduct for uModule					

B2514 BOARD SPECIFICATIONS

- Board Layers: 8
- Layer Stack Order:

Layer1 (Artwork_1): Top component layer (Signal_1), 0.5oz, Z(diff)=100 ohm
 Layer2 (Artwork_2): Power_1 (GROUND), 1oz
 Layer3 (Artwork_3): Power_2/Power_3/Power_4 (VCCA2V5/VCCHGXB2V5/VCCLGXB1V2), 1oz
 Layer4 (Artwork_4): Inner SIGNAL_3, 0.5 oz, Z(single_end)= 50 ohm
 Layer5 (Artwork_5): Power_5/Power_6 (VCCINTIV2/VCCDLL1V2), 1oz
 Layer6 (Artwork_6): Inner SIGNAL_4, 0.5 oz, Z(single_end)= 50 ohm
 Layer7 (Artwork_7): Power_7/Power_8/Power_9 (P3V3/P2V5/P1V2), 1oz
 Layer8 (Artwork_8): Bottom component layer (signal_2), 0.5oz, Z(diff)=100 ohm

- Apply silkscreen on both side:

Artwork_9: Top silkscreen.
 Artwork_10: Bottom silkscreen

- Apply solder mask over bare copper on both side:

Artwork_11: Top solder mask
 Artwork_12: Bottom solde mask

- Material: FR4

- Board thickness: 0.062'' +/- 0.010.

- Send me layer thickness specification for impedance varification

- Copper thickness 1oz before plating for all the power planes.

- Copper thickness 0.5oz before plating for all the signal layers.

- Immersion Ni/Au finish over bare copper

- Differential pairs: trace/gap/trace=5/5/5 mils

- All differential pairs impedance Z(diff) controlled at 100 ohm (+/-10%)

- All other traces minimum clearance = 5 mils

- All dimensions are in inches unless otherwise noted.

Contact person:

Fukun Tang/Electronics Engineer
 Electronics Development Group
 University of Chicago

Tel: (773)-702-7801, Fax: (773)-702-2971

SCH# B2713

SPC# B2714

ASM# B2715


UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

TITLE

B2714 specifications


SHEET 1 OF 1
 DATE 01/21/2011
 DRAWN TANG

B- 2714
 REV 1.0




BOARD's DRILL SCHEDULE


DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.01	654	YES	---
⊞	.015	70	YES	---
⊘	.02	23	YES	---
⊞	.035	2	YES	---
⊘	.037	18	YES	---
⊞	.041	56	YES	---
⊕	.055	2	YES	---
□	.062	4	YES	---
	.10629921	5	YES	---




ARKWORK_1: TOP COMPONENT, SIGNAL_1




ARTWORK_2: POWER_1: GROUND




ARTWORK_3: POWER_2,POWER_3, POWER_4 : VCCA2V5,VCCHGXB2V5,VCCLGXB1V2




ARTWORK_4: INNER SIGNAL_3




ARTWORK_5: POWER_5, POWER_6: VCCINT1V2, VCCDPLL1V2



ARTWORK_6: INNER SIGNAL_4




ARTWORK_7: POWER_7, POWER_8, POWER_9: P3V3,P2V5,P1V2




ARKWORK_8: BOTTOM COMPONENT, SIGNAL_2

CAM350 V 10.2.1 : Wed Feb 23 14:26:30 2011 - B2713.cam : artwork_9




1V2T1 MH4
2V5T1 MH2
1V2T2 MH3
PT3 MH1
PT9 PT4
PT7

GNDT1
GNDT2 3V3T1
GNDT3




ARTWORK_9: TOP SILKSCREEN



Enrico Fermi Institute
University of Chicago
JAN. 2011
Dual-Channel High Speed Optical Links for ATLAS FTK
UCHOOLA

3.3V SUPPLY ONLY


ARTWORK_10: BOTTOM SILKSCREEN



ARTWORK_11: TOP SOLDER MASK



ARTWORK_12: BOTTOM SOLDER MASK



ARTWORK_13: TOP SODER PASTE



ARTWORK_14 BOTTOM SODER PASTE

