



UNIVERSITY OF CHICAGO	
ELECTRONICS DEVELOPMENT GROUP	
TITLE	
LV POWER SUPPLIES	
SHEET	5 OF 6
DATE	9/16/2010
DRWN	TANG
B-2713	
REV 1.0	



UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
TITLE LV POWER SUPPLIES (2)	
SHEET 6 OF 6 DATE 9/16/2010 DRWN TANG	B-2713 REV 1.0

DATE	REVISION DESCRIPTION

		UCHOLA Board: Layer Stack-up				
		Fukun Tang (773)-834-4286				
Artwork#	Physical Layer Name	Logical Signal Name		Plane Integrity	Routing Control	Note
Art1/L1	Top	Signal_1, Pad_1			Horizontal	(1)
Art2/L2	Power_1	GROUND		Full Plane		
ART3/L3	Power_2, Power_3, Power_4	VCCA2V5, VCCHGXB2V5, VCCLGXB1V2		Split Plane		
ART4/L4	Inner Signal_3	Signal_3			Horizontal	(2), (4)
ART5/L5	POWER_5, POWER_6	VCCINIT1V2, VCCDPLL1V2		Split Plane		
ART6/L6	Inner Signal_4	Signal_4			Horizontal	(2), (4)
ART7/L7	POWER_7, POWER_8, POWER_9	P3V3, P2V5, P1V2		Split Plane		
ART8/L8	Bottom	Signal_2, Pad_2			Vertical	(3), (4)
	(1): No fast signal crosses the split gaps on the referenced power layers (for 2.5Gbps CML diff. signals)					
	(2): No fast signal crosses the split gaps on the referenced power layer (for 40Mbps TTL Signals)					
	(3): No fast signal crosses the split gaps on the referenced power layers (for 100MHz LVDS diff. signals)					
	(4): Filled with "ground" to help reduce inductance in signal return pathes and increase thermal conduct for uModule					

B2514 BOARD SPECIFICATIONS

1. Board Layers: 8
2. Layer Stack Order:

Layer1 (Artwork_1): Top component layer (Signal_1), 0.5oz, Z(diff)=100 ohm
Layer2 (Artwork_2): Power_1 (GROUND), 1oz
Layer3 (Artwork_3): Power_2/Power_3/Power_4 (VCCA2V5/VCCHGX2V5/VCCLGX2V5), 1oz
Layer4 (Artwork_4): Inner SIGNAL_3, 0.5 oz, Z(single_end)= 50 ohm
Layer5 (Artwork_5): Power_5/Power_6 (VCCINT1V2/VCCPLL1V2), 1oz
Layer6 (Artwork_6): Inner SIGNAL_4, 0.5 oz, Z(single_end)= 50 ohm
Layer7 (Artwork_7): Power_7/Power_8/Power_9 (P3V3/P2V5/P1V2), 1oz
Layer8 (Artwork_8): Bottom component layer (signal_2), 0.5oz, Z(diff)=100 ohm

3. Apply silkscreen on both side:

Artwork_9: Top silkscreen.
Artwork_10: Bottom silkscreen

4. Apply solder mask over bare copper on both side:

Artwork_11: Top solder mask
Artwork_12: Bottom solder mask

5. Material: FR4
6. Board thickness: 0.062" +/- 0.010.

7. Send me layer thickness specification for impedance verification
8. Copper thickness 1oz before plating for all the power planes.
9. Copper thickness 0.5oz before plating for all the signal layers.
10. Immersion Ni/Au finish over bare copper

11. Differential pairs: trace/gap/trace=5/5/5 mils

12. All differential pairs impedance Z(diff) controlled at 100 ohm (+/-10%)

13. All other traces minimum clearance = 5 mils

14. All dimensions are in inches unless otherwise noted.

Contact person:

Fukun Tang/Electronics Engineer
Electronics Development Group
University of Chicago

Tel: (773)-702-7801, Fax: (773)-702-2971

SCH# B2713

SPC# B2714

ASM# B2715


UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE

B2714 specifications


SHEET 1 OF 1
DATE 01/21/2011
DRAWN TANG

B-2714
REV 1.0




BOARD'S DRILL SCHEDULE


DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.01	654	YES	---
⊞	.015	70	YES	---
⊘	.02	23	YES	---
⊞	.035	2	YES	---
⊘	.037	18	YES	---
⊞	.041	56	YES	---
⊘	.055	2	YES	---
□	.062	4	YES	---
	.10629921	5	YES	---




ARKWORK_1: TOP COMPONENT, SIGNAL_1




ARTWORK_2: POWER_1: GROUND




ARTWORK_3: POWER_2,POWER_3, POWER_4 : VCCA2V5,VCCHGXB2V5,VCCLGXB1V2




ARTWORK_4: INNER SIGNAL_3




ARTWORK_5: POWER_5, POWER_6: VCCINT1V2, VCCDPLL1V2




ARTWORK_6: INNER SIGNAL_4




ARTWORK_7: POWER_7, POWER_8, POWER_9: P3V3,P2V5,P1V2




ARKWORK_8: BOTTOM COMPONENT, SIGNAL_2







ARTWORK_11: TOP SOLDER MASK



ARTWORK_12: BOTTOM SOLDER MASK



ARTWORK_13: TOP SODER PASTE



ARTWORK_14 BOTTOM SODER PASTE

