

# 3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR

### FEATURES

- Input accepts virtually all logic standards
  - Single-ended: SSTL, TTL, CMOS
  - Differential: LVDS, HSTL, CML
- Guaranteed AC parameters over temperature:
  - f<sub>MAX</sub> > 2.5Gbps (2.5GHz toggle)
  - $t_r / t_f < 200 ps$
  - Within-device skew < 50ps
  - Propagation delay < 400ps
- Low power: 46mW/channel (typ)
- 3.0V to 3.6V power supply
- 100K LVPECL outputs
- Flow-through pinout and fully differential design
- Two channels in a 10-pin (3mm × 3mm) MSOP package




SuperLite™

### DESCRIPTION

The SY55857L is a fully differential, high-speed dual translator optimized to accept any logic standard from single-ended TTL/CMOS to differential LVDS, HSTL, or CML and translate it to LVPECL. Translation is guaranteed for speeds up to 2.5Gbps (2.5GHz toggle frequency). The SY55857L does not internally terminate its inputs, as different interfacing standards have different termination requirements.


### PIN CONFIGURATION



### APPLICATIONS

- High-speed logic
- Data communications systems
- Wireless communications systems
- Telecom systems

### FUNCTIONAL BLOCK DIAGRAM



### **PIN DESCRIPTIONS**

| Pin Number      | Pin Name | Description   |
|-----------------|----------|---|
| D0, /D0         | 1, 2     | Channel 0 differential inputs (clock or data). See Figure 1 for input structure.<br>See "Input Interface" section for typical interface recommendations.  |
| D1, /D1         | 3, 4     | Channel 1 differential inputs (clock or data). See Figure 1 for input structure.<br>See "Input Interface" section for typical interface recommendations.  |
| Q0, /Q0         | 9, 8     | Channel 0 differential 100k compatible LVPECL outputs. Terminate to $V_{CC}$ – 2V. See "LVPECL Output Termination" section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q and /Q to ensure a DC current path to GND. |
| Q1, /Q1         | 7, 6     | Channel 1 differential 100k compatible LVPECL outputs. Terminate to $V_{CC}$ – 2V. See "LVPECL Output Termination" section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q and /Q to ensure a DC current path to GND. |
| GND             | 5        | Device ground. Typically connected to Logic ground.   |
| V <sub>CC</sub> | 10       | Supply Voltage. Typically connect to +3.3V $\pm$ 10% supply. Bypass with 0.01 $\mu F/$ 0.1 $\mu F$ low ESR capacitors.  |

### FUNCTIONAL DESCRIPTION

#### **Establishing Static Logic Inputs**

Do not leave unused inputs floating. Tie either the true or complement inputs to ground, but not both. A logic zero is achieved by connecting the complement input to ground with the true input floating. For a TTL input, tie a  $2.5k\Omega$  resistor between the complement input and ground. See "Input Interface" section.

#### Input Levels

LVDS, CML and HSTL differential signals may be connected directly to the D inputs. Depending on the actual worst case voltage seen, performance of SY55857L varies as per the following table:

| Input Voltage<br>Range    | Minimum<br>Voltage Swing | Maximum<br>Translation Speed |
|---------------------------|--------------------------|------------------------------|
| 0 to 2.4V                 | 100mV                    | 2.5Gbps                      |
| 0 to V <sub>CC</sub> +0.3 | 200mV                    | 1.25Gbps                     |




Figure 1. Simplified Input Structure

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol             | Rating  | Rating                 |                              |              |
|--------------------|---|------------------------|------------------------------|--------------|
| V <sub>CC</sub>    | Power Supply Voltage                                |                        | -0.5 to +6.0                 | V            |
| V <sub>IN</sub>    | Input Voltage                                       |                        | –0.5 to V <sub>CC</sub> +0.5 | V            |
| I <sub>OUT</sub>   | Output Current                                      | –Continuous<br>–Surge  | 50<br>100                    | mA           |
| T <sub>A</sub>     | Operating Temperature Range                         |                        | -40 to +85                   | ۵°           |
| T <sub>store</sub> | Storage Temperature Range                           |                        | -65 to +150                  | °C           |
| $\theta_{JA}$      | Package Thermal Resistance<br>(Junction-to-Ambient) | –Still-Air<br>–500lfpm | 113<br>96                    | °C/W<br>°C/W |
| $\theta_{JC}$      | Package Thermal Resistance<br>(Junction-to-Case)    |                        | 42                           | °C/W         |

Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

| Symbol          | Parameter                           | Min. | Тур. | Max. | Unit | Condition           |
|-----------------|-------------------------------------|------|------|------|------|---------------------|
| V <sub>CC</sub> | Power Supply Voltage <sup>(2)</sup> | 3.0  | 3.3  | 3.6  | V    |                     |
| I <sub>CC</sub> | Power Supply Current <sup>(2)</sup> | _    | 28   | 45   | mA   | Inputs/Outputs Open |

Note 1. Specification for packaged product only.

Note 2. The specifications shown above are valid after thermal equilibrium has been established.

## INPUT ELECTRICAL CHARACTERISTICS<sup>(1, 2)</sup>

| Symbol          | Parameter                  | Min. | Тур. | Max.                  | Unit | Condition                               |
|-----------------|----------------------------|------|------|-----------------------|------|---|
| V <sub>ID</sub> | Differential Input Voltage | 100  | _    | _                     | mV   | V <sub>IN</sub> < 2.4V                  |
|                 |                            | 200  | _    | _                     | mV   | V <sub>IN</sub> < V <sub>CC</sub> +0.3V |
| V <sub>IH</sub> | Input HIGH Voltage         | —    | _    | V <sub>CC</sub> +0.3V | mV   |   |
| V <sub>IL</sub> | Input LOW Voltage          | -0.3 |      |                       | mV   |   |

Note 1. Specification for packaged product only.

Note 2. The specifications shown above are valid after thermal equilibrium has been established.

# (100K) LVPECL OUTPUT CHARACTERISTICS<sup>(1, 2)</sup>

 $V_{CC} = 3.0V$  to 3.6V; GND = 0V;  $T_A = -40^{\circ}C$  to +85°C

| Symbol             | Parameter            | Min. | Тур. | Max. | Unit              | Condition                          |
|--------------------|----------------------|------|------|------|-------------------|------------------------------------|
| V <sub>OL</sub>    | Output LOW Voltage   | 1355 | 1480 | 1605 | mV                | 50 $\Omega$ to V <sub>CC</sub> –2V |
| V <sub>OH</sub>    | Output HIGH Voltage  | 2155 | 2280 | 2405 | mV                | 50 $\Omega$ to V <sub>CC</sub> –2V |
| V <sub>SWING</sub> | Output Voltage Swing | 600  | 700  | —    | mV <sub>p-p</sub> | 50 $\Omega$ to V <sub>CC</sub> –2V |

Note 1. Specification for packaged product only.

**Note 2.** 100K circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been establised. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters are at  $V_{CC}$  = 3.3V. They vary 1:1 with  $V_{CC}$ .

# AC ELECTRICAL CHARACTERISTICS<sup>(1, 2)</sup>

 $V_{CC} = 3.0V$  to 3.6V; GND = 0V;  $T_A = -40^{\circ}C$  to +85°C

|                                      | _   |              | _    |           |             |  |
|--------------------------------------|---|--------------|------|-----------|-------------|--|
| Symbol                               | Parameter   | Min.         | Тур. | Max.      | Unit        | Condition  |
| f <sub>MAX</sub>                     | Maximum Frequency NRZ Data<br>Clock <sup>(3)</sup>      | 2.5<br>2.5   | —    |           | Gbps<br>GHz | small signal,<br>V <sub>IN</sub> < 2.4V                  |
|                                      | NRZ Data<br>Clock <sup>(3)</sup>                        | 1.25<br>1.25 | —    |           | Gbps<br>GHz | large signal,<br>V <sub>IN</sub> < V <sub>CC</sub> +0.3V |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay (Differential)<br>D0 to Q0, D1 to Q1  | —            | _    | 400       | ps          |  |
| t <sub>SKEW</sub> <sup>(4)</sup>     | Within-Device Skew (Diff.)<br>Part-to-Part Skew (Diff.) | _            |      | 50<br>200 | ps          |  |
| t <sub>JITTER</sub>                  | Jitter Generation (rms)                                 |              | <1   |           | ps (rms)    |  |
| t <sub>r</sub> , t <sub>f</sub>      | PECL Output Rise/Fall Times (20% to 80%)                | _            | _    | 200       | ps          |  |

**Note 1.** Specification for packaged product only.

Note 2. Performance is guaranteed as shown in the above table after thermal equilibrium has been established.

Note 3. Clock frequency is defined as the maximum toggle frequency, and guaranteed for functionality only. Measured with a 750mV signal, 50% duty cycle. All loading is with a 50W to V<sub>CC</sub>-2V.

Note 4. Skew is measured between outputs under identical transitions.

## PRODUCT ORDERING CODE

| Ordering<br>Code | Package<br>Type | Operating<br>Range | Package<br>Marking |
|------------------|-----------------|--------------------|--------------------|
| SY55857LKI       | K10-1           | Industrial         | 857L               |
| SY55857LKITR*    | K10-1           | Industrial         | 857L               |

\*Tape and Reel

### **INPUT INTERFACE**




Figure 1. 5V, 3.3V "TTL"




Figure 4. PECL-DC Coupled




Figure 7. CML-AC Coupled -Long Lines




Figure 10. SSTL\_3




Figure 2. CML-DC Coupled

V<sub>cc</sub> P

SY55857

D

/D

Figure 5. HSTL

HST

50Ω \$ 50Ω \$




Figure 3. 2.5V "TTL"




Figure 6. CML-AC Coupled -Short Lines




Figure 8. LVDS





Figure 9. SSTL\_2

### 10 LEAD MSOP (K10-1)



MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.