

B2545V1.0 PC BOARD SPECIFICATIONS

1. Board Layers: 4
2. Layer Stack Order:
 ARTWORK_1: Top Component Layer (Signal_1, PAD_1)
 ARTWORK_2: POWER PLANE GROUND (POWER_1)
 ARTWORK_3: POWER_PLANE GROUND (POWER_1)
 ARTWORK_4: Solder Side Layer (Signal_2, PAD_2)

3. Apply silkscreen on both side:
 Artwork_5: Top component side silkscreen.
 Artwork_6: Bottom component side silkscreen.
4. Apply solder mask over bare copper on both side:
 Artwork_7: Top component side solder mask.
 Artwork_8: Bottom component side solder mask.
5. Solder paste photo plots
 Artwork_9: Top solder paste mask
 Artwork_10: Bottom solder paste mask

6. Material: FR4 with Tg >170C.
7. Board thickness: 0.070' +/- 0.010.
8. All power layers use 1 oz copper, all signal layers uses 0.5 oz. before plating,
9. Differential trace impedance control at 90 ohms +/- 10%. Trace/gap = 7/7 mils
10. All single ended traces impedance should be matched on all layers
11. Minimum trace, clearence = 7 mils
12. Ni/Au (chem plated) over bare copper.
13. Apply solder mask over bare copper
14. Send back photo plots and layer stack parameters for rechecking.
15. All dimensions are in inches unless otherwise noted.


- 16: Contact person:
 Fukun Tang/Electronics Engineer
 Electronics Development Group
 University of Chicago
 Tel: (773)-702-7801, Fax: (773)-702-2971
 SCM# B2544 V1.0
 SPC# B2345 V1.0
 ASM# B2346 V1.0

Note

BOARD'S DRILL SCHEDULE (Inch)

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.018	80	YES	---
⊞	.0236	254	YES	---
Φ	.041	404	YES	---
⊞	.106	3	NO	---
e	.113	12	NO	---
⊞	.125	20	NO	---

NOTE: Pressfit hole, finished plated hole size, min 0.59mm max 0.65mm



UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
TITLE B2545 Specification Drawing	
SHEET 1 OF 1 DATE 3-9-2004 DRAWN F. Tang	B-2545 REV 1.0