


B2548V1.0 PC BOARD SPECIFICATIONS

1. Board Layers: 4
2. Layer Stack Order:  
 ARTWORK\_1: Top Component Layer (Signal\_1, PAD\_1)  
 ARTWORK\_2: POWER PLANE GROUND (POWER\_1)  
 ARTWORK\_3: POWER\_PLANE GROUND (POWER\_1)  
 ARTWORK\_4: Solder Side Layer (Signal\_2, PAD\_2)

3. Apply silkscreen on both side:  
 Artwork\_5: Top component side silkscreen.  
 Artwork\_6: Bottom component side silkscreen.
4. Apply solder mask over bare copper on both side:  
 Artwork\_7: Top component side solder mask.  
 Artwork\_8: Bottom component side solder mask.
5. Solder paste photo plots  
 Artwork\_9: Top solder paste mask  
 Artwork\_10: Bottom solder paste mask

6. Material: FR4 with Tg >170C.
7. Board thickness: 0.070' +/- 0.010.
8. All power layers use 1 oz copper, all signal layers uses 0.5 oz. before plating,
9. Differential trace impedance control at 90 ohms +/- 10%. Trace/gap = 7/7 mils
10. All single ended traces impedance should be matched on all layers
11. Minimum trace, clearence = 7 mils
12. Ni/Au (chem plated) over bare copper.
13. Apply solder mask over bare copper
14. Send back photo plots and layer stack parameters for rechecking.
15. All dimensions are in inches unless otherwise noted.



BOARD'S DRILL SCHEDULE (Inch)

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.018	80	YES	---
⊕	.041	302	YES	---
Φ	.106	3	NO	---
⊖	.113	6	NO	---
e	.125	14	NO	---

16: Contact person:  
 Fukun Tang/Electronics Engineer  
 Electronics Development Group  
 University of Chicago  
 Tel: (773)-702-7801, Fax: (773)-702-2971  
 SCM# B2547 V1.0  
 SPC# B2348 V1.0  
 ASM# B2349 V1.0

UNIVERSITY OF CHICAGO  
 ELECTRONICS DEVELOPMENT GROUP

TITLE  
 B2548 Specification Drawing

SHEET 1 OF 1  
 DATE 3-16-2004  
 DRAWN F. Tang

B- 2548  
 REV 1.0