

4

3

DWG. NO. 2606

SH

C2


1

D

C

B

A



BOARD'S DRILL SCHEDULE

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Tolerance	COMMENT
○	.014	4654	YES	---	
⊞	.015748031	144	YES	---	
Φ	.018	6	YES	---	
⊞	.035	42	YES	---	
⊞	.037	18	YES	---	
⊞	.041	482	YES	---	
⊞	.042	20	YES	---	
□	.057	20	YES	---	
	.062	4	YES	---	
	.062992126	8	YES	---	
	.106	6	NO	---	
	.12795276	6	YES	---	
	.15	5	NO	---	

Top - Comp.Side

Layer Order

0.005		1.Signal_1	Microstrip
0.005		2.Power	
0.010		3.Signal_7	Stripline
0.005		4.Signal_2	
0.005		5.Power	
0.005		6.Signal_8	
0.010		7.Signal_3	
0.005		8.Power	
0.004		9.Power	
0.005		10.Signal_9	
0.010		11.Signal_4	
0.005		12.Power	
0.005		13.Signal_10	
0.010		14.Signal_5	
0.005		15.Power	
0.005		16.Signal_6	

Board Characteristics

- All dimensions are given in inches unless specified otherwise.
- Material FR4 with $T_g > 170^\circ\text{C}$, E.g. FR406
- Minimum trace width: 0.006" and clearance: 0.005" on Signal 1,6 (Top and Bottom);
- Minimum trace width and clearance: 0.005" on Signal 2,3,4,5,7,8,9,10 (all stripline);
- 1 oz copper for all power layers and for Signal 1,2 (Top and Bottom)
1/2 oz copper for Stripline trace layers (Signal 2,3,4,5,7,8,9,10).
- Immersion Gold over copper, with min. Ni: 2.5-5 μm ; Au: 0.05-0.2 μm .
Apply Solder Mask over bare copper.
- Board Thickness: 0.093 +/- 0.008
- Mill the Top and Bottom of board on the solder side to a thickness of 0.063" +/- 0.008
- Silkscreen on Component and Solder Sides.
- 45 degree chamfer.
- FHS tolerances: +/- 0.002 unless specified otherwise.
- Interlayer spacing as specified
- Zc=55 Ohm +/- 5 Ohm for 0.005" stripline and 0.006" microstrip traces on all layers.
Perform TDR test for all signal layers.
Present TDR test results for all signal layers.

D

C

B

A

UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
TOLERANCES ARE:
FRACTIONS DECIMALS ANGLES
XX
XX
XX
DO NOT SCALE DRAWING

TREATMENT

FINISH

SIMILAR TO

ACT. WT

CALC. WT

CONTRACT NO.

APPROVALS

DATE

DRAWN

M. Bogdan

12/1/2010

CHECKED

M. Bogdan

12/1/2010

ISSUED

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP14-BIT ADC Board
Specification Drawing

SIZE B

FSCN NO.

DWG. NO.

2606

REV. C2

SCALE 1/2

SHEET

4

3

2

1