




VCC_1.1V



VCCP_1.1V




VIO_2.5V




VIO_3.0V


LR_GXB_1.15V




T_GXB_1.15V



VAUX_2.5V



H_GXB_1.5V



Engineer: M. Bogdan

Drawn by: M. Bogdan

DATE: 2/7/2019

SPC#2938
ASM#2939

DAMIC - ODILE Module
FPGA Decoupling Circuit
The University of Chicago

REV. A

DRW. 2937

Sheet

7