


BOARD'S HOLE SCHEDULE

FHS	COUNT	PLATED	COMMENT
.0077	38	YES	Note 4-1
.007874	1526	YES	
.008070	86649	YES	
.0081	1684	YES	
.0082	38	YES	Note 4-3
.008267	71658	YES	Note 4-4
.008661	41738	YES	Note 4-5
.009	612	YES	
.0091	2994	YES	
.0099	76	YES	
.0101	76	YES	Note 4-2
.019685	3900	YES	
.041	6	YES	
.078740	1578	NO	
.106299	215	NO	
.149606	14	YES	
.181102	364	YES	

- Use Document 2929-STK for PCB Stackup. No Stackup or Trace Width Changes shall be made without prior written approval.
- Material: Magtron 6
- Electroless Nickel/Immersion Gold plating; min 25 um Cu, 2.5-5 um Ni, 0.05-0.2 um Au. planarized and plated over with Copper and surface finish. The plated cap must adhere to the fill material after 1x550F solder shock.
- Via Fill and Overplate is required. Vias in pad must be filled with Peters PP-2795 or equivalent solid fills.
- Backdrilled Vias:
  - Vias Backdrilled from Bottom Up - 38 pieces - These vias connect Layer 1 to Layer 14. Drill out and remove via stubs Layer 15-16.
  - Vias Backdrilled from Bottom Up - 76 pieces - These vias connect Layer 1 to Layer 14. Drill out and remove via stubs Layer 15-16.
  - Vias Backdrilled from Bottom Up - 38 pieces - These vias connect Layer 1 to Layer 3. Drill out and remove via stubs Layer 4-16.
  - Vias Backdrilled from Top Down 38 pieces - These vias connect Layer 14 to Layer 16. Drill out and remove via stubs Layer 1-13.
  - Vias Backdrilled from Top Down 38 pieces - These vias connect Layer 3 to Layer 16. Drill out and remove via stubs Layer 1-2.
- Silkscreen on Both Sides. Discard any writings smaller than 10 mils.
- Impedance 50 Ohm for all 5mil single ended traces, and 95 Ohm for all 5/6 mil differential traces.
- FHS tolerances : +/- 0.003" unless specified otherwise.
- Board Thickness: 0.095" +/- 0.008"
- Trace Width=5mils. Min Clearance = 4 mils.
- 1 oz Copper for Layers: 1,2,4,5,6,8,,9,11,12,13,15,16; 1/2 oz Copper for Layers 3,7,10,14.
- Remove all non-functional inner layer pads for pins and vias.
- There are 4 Compression Pad Array Fields on Bottom Side of PCB, each with 168 pads and with the following Specs:
  - Compression PCB Pad Coplanarity must be 0.002 Inches Maximum across each array field.
  - Compression Side Pad Plating must be 0.00003 Inches Gold with Hardness of 130-200 Knoop per ASTM B488, Type 2 C.



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES .008			CONTRACT NO.		THE UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP					
DO NOT SCALE DRAWING			APPROVALS		DATE		TITLE			
TREATMENT			DRAWN M. Bogdan		10/2/2019		TFM Specification Drawing			
FINISH			CHECKED M. Bogdan		10/2/2019		SIZE FSCM NO.		DWG. NO. 2929	REV. A
SIMILAR TO			ACT. WT		CALC WT		SCALE 1/2		SHEET 1 of 1	