




S10MX_VCC




S10MX_VCC




S10MX_VCC




VCCERAM




S10MX_VCC




S10MX_VCC




S10MX_VCC




1V8




VCCRL




VCCERAM




VCCM




VCCT




1V8_FLTR




VCCIO_UIB



VCCPLL_SDM



VCCPLLDIG_SDM



Engineer: **M. Bogdan**
 Drawn by: **M. Bogdan**
 DATE: **10/10/2020**
 SPC# 2959
 ASM# 2959

KOTO-OFC-2
S10 FPGA Decoupling
 The University of Chicago

REV. A | DRW. **2958** | Sheet **19**