Schematics of the TDC board - preproduction
-
sheet1.pdf : Top
level diagram
-
sheet2.pdf : VME_Interface
-
sheet3.pdf : VME-P1
-
sheet4.pdf : VME-Chip
-
sheet5.pdf : VME-P0
-
sheet6.pdf : VME-P2
-
sheet7.pdf : FP
Connector 1
-
sheet8.pdf : FP
Connector 2
-
sheet9.pdf : Stratix
Chip 0
-
sheet10.pdf :
Clock Buffer
-
sheet11.pdf :
ID_SW & Test Conn
-
sheet12.pdf :
Power
-
sheet13.pdf :
FP Connector 3
-
sheet14.pdf :
P3 Connector
-
sheet15.pdf :
Stratix Chip 1
-
sheet16.pdf :
FP Connector 4
For questions regarding this page contact Mircea Bogdan.
bogdan@frodo.uchicago.edu
Revised: July 7, 2004